mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-25 00:34:54 +07:00
6ae4b6e057
The DCache clean & ICache invalidation requirements for instructions to be data coherence are discoverable through new fields in CTR_EL0. The following two control bits DIC and IDC were defined for this purpose. No need to perform point of unification cache maintenance operations from software on systems where CPU caches are transparent. This patch optimize the three functions __flush_cache_user_range(), clean_dcache_area_pou() and invalidate_icache_range() if the hardware reports CTR_EL0.IDC and/or CTR_EL0.IDC. Basically it skips the two instructions 'DC CVAU' and 'IC IVAU', and the associated loop logic in order to avoid the unnecessary overhead. CTR_EL0.DIC: Instruction cache invalidation requirements for instruction to data coherence. The meaning of this bit[29]. 0: Instruction cache invalidation to the point of unification is required for instruction to data coherence. 1: Instruction cache cleaning to the point of unification is not required for instruction to data coherence. CTR_EL0.IDC: Data cache clean requirements for instruction to data coherence. The meaning of this bit[28]. 0: Data cache clean to the point of unification is required for instruction to data coherence, unless CLIDR_EL1.LoC == 0b000 or (CLIDR_EL1.LoUIS == 0b000 && CLIDR_EL1.LoUU == 0b000). 1: Data cache clean to the point of unification is not required for instruction to data coherence. Co-authored-by: Philip Elcan <pelcan@codeaurora.org> Reviewed-by: Mark Rutland <mark.rutland@arm.com> Signed-off-by: Shanker Donthineni <shankerd@codeaurora.org> Signed-off-by: Will Deacon <will.deacon@arm.com> |
||
---|---|---|
.. | ||
xen | ||
acenv.h | ||
acpi.h | ||
alternative.h | ||
arch_gicv3.h | ||
arch_timer.h | ||
arm_dsu_pmu.h | ||
arm-cci.h | ||
asm-bug.h | ||
asm-offsets.h | ||
asm-uaccess.h | ||
assembler.h | ||
atomic_ll_sc.h | ||
atomic_lse.h | ||
atomic.h | ||
barrier.h | ||
bitops.h | ||
bitrev.h | ||
boot.h | ||
brk-imm.h | ||
bug.h | ||
cache.h | ||
cacheflush.h | ||
checksum.h | ||
clocksource.h | ||
cmpxchg.h | ||
compat.h | ||
compiler.h | ||
cpu_ops.h | ||
cpu.h | ||
cpucaps.h | ||
cpufeature.h | ||
cpuidle.h | ||
cputype.h | ||
current.h | ||
daifflags.h | ||
dcc.h | ||
debug-monitors.h | ||
device.h | ||
dma-direct.h | ||
dma-mapping.h | ||
dmi.h | ||
efi.h | ||
elf.h | ||
esr.h | ||
exception.h | ||
exec.h | ||
extable.h | ||
fb.h | ||
fixmap.h | ||
fpsimd.h | ||
fpsimdmacros.h | ||
ftrace.h | ||
futex.h | ||
hardirq.h | ||
hugetlb.h | ||
hw_breakpoint.h | ||
hwcap.h | ||
hypervisor.h | ||
insn.h | ||
io.h | ||
irq_work.h | ||
irq.h | ||
irqflags.h | ||
jump_label.h | ||
kasan.h | ||
Kbuild | ||
kernel-pgtable.h | ||
kexec.h | ||
kgdb.h | ||
kprobes.h | ||
kvm_arm.h | ||
kvm_asm.h | ||
kvm_coproc.h | ||
kvm_emulate.h | ||
kvm_host.h | ||
kvm_hyp.h | ||
kvm_mmio.h | ||
kvm_mmu.h | ||
linkage.h | ||
lse.h | ||
memblock.h | ||
memory.h | ||
mmu_context.h | ||
mmu.h | ||
mmzone.h | ||
module.h | ||
neon.h | ||
numa.h | ||
page-def.h | ||
page.h | ||
paravirt.h | ||
pci.h | ||
percpu.h | ||
perf_event.h | ||
pgalloc.h | ||
pgtable-hwdef.h | ||
pgtable-prot.h | ||
pgtable-types.h | ||
pgtable.h | ||
probes.h | ||
proc-fns.h | ||
processor.h | ||
ptdump.h | ||
ptrace.h | ||
sdei.h | ||
seccomp.h | ||
sections.h | ||
shmparam.h | ||
signal32.h | ||
simd.h | ||
smp_plat.h | ||
smp.h | ||
sparsemem.h | ||
spinlock_types.h | ||
spinlock.h | ||
stack_pointer.h | ||
stackprotector.h | ||
stacktrace.h | ||
stage2_pgtable-nopmd.h | ||
stage2_pgtable-nopud.h | ||
stage2_pgtable.h | ||
stat.h | ||
string.h | ||
suspend.h | ||
sync_bitops.h | ||
syscall.h | ||
sysreg.h | ||
system_misc.h | ||
thread_info.h | ||
timex.h | ||
tlb.h | ||
tlbflush.h | ||
topology.h | ||
traps.h | ||
uaccess.h | ||
unistd32.h | ||
unistd.h | ||
uprobes.h | ||
vdso_datapage.h | ||
vdso.h | ||
virt.h | ||
vmap_stack.h | ||
word-at-a-time.h |