mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-17 00:26:58 +07:00
981de1cb42
On newer TLMM hardware blocks the registers are spread and we need an offsets upper than 16 bits to address them. Increase the register offset variables to 32 bits size. Signed-off-by: Joonwoo Park <joonwoop@codeaurora.org> Signed-off-by: Stanimir Varbanov <svarbanov@mm-sol.com> Reviewed-by: Bjorn Andersson <bjorn.andersson@sonymobile.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
125 lines
4.7 KiB
C
125 lines
4.7 KiB
C
/*
|
|
* Copyright (c) 2013, Sony Mobile Communications AB.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 and
|
|
* only version 2 as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
#ifndef __PINCTRL_MSM_H__
|
|
#define __PINCTRL_MSM_H__
|
|
|
|
struct pinctrl_pin_desc;
|
|
|
|
/**
|
|
* struct msm_function - a pinmux function
|
|
* @name: Name of the pinmux function.
|
|
* @groups: List of pingroups for this function.
|
|
* @ngroups: Number of entries in @groups.
|
|
*/
|
|
struct msm_function {
|
|
const char *name;
|
|
const char * const *groups;
|
|
unsigned ngroups;
|
|
};
|
|
|
|
/**
|
|
* struct msm_pingroup - Qualcomm pingroup definition
|
|
* @name: Name of the pingroup.
|
|
* @pins: A list of pins assigned to this pingroup.
|
|
* @npins: Number of entries in @pins.
|
|
* @funcs: A list of pinmux functions that can be selected for
|
|
* this group. The index of the selected function is used
|
|
* for programming the function selector.
|
|
* Entries should be indices into the groups list of the
|
|
* struct msm_pinctrl_soc_data.
|
|
* @ctl_reg: Offset of the register holding control bits for this group.
|
|
* @io_reg: Offset of the register holding input/output bits for this group.
|
|
* @intr_cfg_reg: Offset of the register holding interrupt configuration bits.
|
|
* @intr_status_reg: Offset of the register holding the status bits for this group.
|
|
* @intr_target_reg: Offset of the register specifying routing of the interrupts
|
|
* from this group.
|
|
* @mux_bit: Offset in @ctl_reg for the pinmux function selection.
|
|
* @pull_bit: Offset in @ctl_reg for the bias configuration.
|
|
* @drv_bit: Offset in @ctl_reg for the drive strength configuration.
|
|
* @oe_bit: Offset in @ctl_reg for controlling output enable.
|
|
* @in_bit: Offset in @io_reg for the input bit value.
|
|
* @out_bit: Offset in @io_reg for the output bit value.
|
|
* @intr_enable_bit: Offset in @intr_cfg_reg for enabling the interrupt for this group.
|
|
* @intr_status_bit: Offset in @intr_status_reg for reading and acking the interrupt
|
|
* status.
|
|
* @intr_target_bit: Offset in @intr_target_reg for configuring the interrupt routing.
|
|
* @intr_target_kpss_val: Value in @intr_target_bit for specifying that the interrupt from
|
|
* this gpio should get routed to the KPSS processor.
|
|
* @intr_raw_status_bit: Offset in @intr_cfg_reg for the raw status bit.
|
|
* @intr_polarity_bit: Offset in @intr_cfg_reg for specifying polarity of the interrupt.
|
|
* @intr_detection_bit: Offset in @intr_cfg_reg for specifying interrupt type.
|
|
* @intr_detection_width: Number of bits used for specifying interrupt type,
|
|
* Should be 2 for SoCs that can detect both edges in hardware,
|
|
* otherwise 1.
|
|
*/
|
|
struct msm_pingroup {
|
|
const char *name;
|
|
const unsigned *pins;
|
|
unsigned npins;
|
|
|
|
unsigned *funcs;
|
|
unsigned nfuncs;
|
|
|
|
u32 ctl_reg;
|
|
u32 io_reg;
|
|
u32 intr_cfg_reg;
|
|
u32 intr_status_reg;
|
|
u32 intr_target_reg;
|
|
|
|
unsigned mux_bit:5;
|
|
|
|
unsigned pull_bit:5;
|
|
unsigned drv_bit:5;
|
|
|
|
unsigned oe_bit:5;
|
|
unsigned in_bit:5;
|
|
unsigned out_bit:5;
|
|
|
|
unsigned intr_enable_bit:5;
|
|
unsigned intr_status_bit:5;
|
|
unsigned intr_ack_high:1;
|
|
|
|
unsigned intr_target_bit:5;
|
|
unsigned intr_target_kpss_val:5;
|
|
unsigned intr_raw_status_bit:5;
|
|
unsigned intr_polarity_bit:5;
|
|
unsigned intr_detection_bit:5;
|
|
unsigned intr_detection_width:5;
|
|
};
|
|
|
|
/**
|
|
* struct msm_pinctrl_soc_data - Qualcomm pin controller driver configuration
|
|
* @pins: An array describing all pins the pin controller affects.
|
|
* @npins: The number of entries in @pins.
|
|
* @functions: An array describing all mux functions the SoC supports.
|
|
* @nfunctions: The number of entries in @functions.
|
|
* @groups: An array describing all pin groups the pin SoC supports.
|
|
* @ngroups: The numbmer of entries in @groups.
|
|
* @ngpio: The number of pingroups the driver should expose as GPIOs.
|
|
*/
|
|
struct msm_pinctrl_soc_data {
|
|
const struct pinctrl_pin_desc *pins;
|
|
unsigned npins;
|
|
const struct msm_function *functions;
|
|
unsigned nfunctions;
|
|
const struct msm_pingroup *groups;
|
|
unsigned ngroups;
|
|
unsigned ngpios;
|
|
};
|
|
|
|
int msm_pinctrl_probe(struct platform_device *pdev,
|
|
const struct msm_pinctrl_soc_data *soc_data);
|
|
int msm_pinctrl_remove(struct platform_device *pdev);
|
|
|
|
#endif
|