mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 00:05:11 +07:00
0865805d82
This new clock driver set allows to have a fractional divided clock that would generate a precise clock particularly suitable for audio applications. The main audio pll clock has two children clocks: one that is connected to the PMC, the other that can directly drive a pad. As these two routes have different enable bits and different dividers and divider formulas, they are handled by two different drivers. Each of them could modify the rate of the main audio pll parent. The main audio pll clock can output 620MHz to 700MHz. Signed-off-by: Nicolas Ferre <nicolas.ferre@atmel.com> Signed-off-by: Quentin Schulz <quentin.schulz@free-electrons.com> Acked-by: Boris Brezillon <boris.brezillon@free-electrons.com> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
214 lines
11 KiB
C
214 lines
11 KiB
C
/*
|
|
* include/linux/clk/at91_pmc.h
|
|
*
|
|
* Copyright (C) 2005 Ivan Kokshaysky
|
|
* Copyright (C) SAN People
|
|
*
|
|
* Power Management Controller (PMC) - System peripherals registers.
|
|
* Based on AT91RM9200 datasheet revision E.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
#ifndef AT91_PMC_H
|
|
#define AT91_PMC_H
|
|
|
|
#define AT91_PMC_SCER 0x00 /* System Clock Enable Register */
|
|
#define AT91_PMC_SCDR 0x04 /* System Clock Disable Register */
|
|
|
|
#define AT91_PMC_SCSR 0x08 /* System Clock Status Register */
|
|
#define AT91_PMC_PCK (1 << 0) /* Processor Clock */
|
|
#define AT91RM9200_PMC_UDP (1 << 1) /* USB Devcice Port Clock [AT91RM9200 only] */
|
|
#define AT91RM9200_PMC_MCKUDP (1 << 2) /* USB Device Port Master Clock Automatic Disable on Suspend [AT91RM9200 only] */
|
|
#define AT91RM9200_PMC_UHP (1 << 4) /* USB Host Port Clock [AT91RM9200 only] */
|
|
#define AT91SAM926x_PMC_UHP (1 << 6) /* USB Host Port Clock [AT91SAM926x only] */
|
|
#define AT91SAM926x_PMC_UDP (1 << 7) /* USB Devcice Port Clock [AT91SAM926x only] */
|
|
#define AT91_PMC_PCK0 (1 << 8) /* Programmable Clock 0 */
|
|
#define AT91_PMC_PCK1 (1 << 9) /* Programmable Clock 1 */
|
|
#define AT91_PMC_PCK2 (1 << 10) /* Programmable Clock 2 */
|
|
#define AT91_PMC_PCK3 (1 << 11) /* Programmable Clock 3 */
|
|
#define AT91_PMC_PCK4 (1 << 12) /* Programmable Clock 4 [AT572D940HF only] */
|
|
#define AT91_PMC_HCK0 (1 << 16) /* AHB Clock (USB host) [AT91SAM9261 only] */
|
|
#define AT91_PMC_HCK1 (1 << 17) /* AHB Clock (LCD) [AT91SAM9261 only] */
|
|
|
|
#define AT91_PMC_PCER 0x10 /* Peripheral Clock Enable Register */
|
|
#define AT91_PMC_PCDR 0x14 /* Peripheral Clock Disable Register */
|
|
#define AT91_PMC_PCSR 0x18 /* Peripheral Clock Status Register */
|
|
|
|
#define AT91_CKGR_UCKR 0x1C /* UTMI Clock Register [some SAM9] */
|
|
#define AT91_PMC_UPLLEN (1 << 16) /* UTMI PLL Enable */
|
|
#define AT91_PMC_UPLLCOUNT (0xf << 20) /* UTMI PLL Start-up Time */
|
|
#define AT91_PMC_BIASEN (1 << 24) /* UTMI BIAS Enable */
|
|
#define AT91_PMC_BIASCOUNT (0xf << 28) /* UTMI BIAS Start-up Time */
|
|
|
|
#define AT91_CKGR_MOR 0x20 /* Main Oscillator Register [not on SAM9RL] */
|
|
#define AT91_PMC_MOSCEN (1 << 0) /* Main Oscillator Enable */
|
|
#define AT91_PMC_OSCBYPASS (1 << 1) /* Oscillator Bypass */
|
|
#define AT91_PMC_MOSCRCEN (1 << 3) /* Main On-Chip RC Oscillator Enable [some SAM9] */
|
|
#define AT91_PMC_OSCOUNT (0xff << 8) /* Main Oscillator Start-up Time */
|
|
#define AT91_PMC_KEY (0x37 << 16) /* MOR Writing Key */
|
|
#define AT91_PMC_MOSCSEL (1 << 24) /* Main Oscillator Selection [some SAM9] */
|
|
#define AT91_PMC_CFDEN (1 << 25) /* Clock Failure Detector Enable [some SAM9] */
|
|
|
|
#define AT91_CKGR_MCFR 0x24 /* Main Clock Frequency Register */
|
|
#define AT91_PMC_MAINF (0xffff << 0) /* Main Clock Frequency */
|
|
#define AT91_PMC_MAINRDY (1 << 16) /* Main Clock Ready */
|
|
|
|
#define AT91_CKGR_PLLAR 0x28 /* PLL A Register */
|
|
#define AT91_CKGR_PLLBR 0x2c /* PLL B Register */
|
|
#define AT91_PMC_DIV (0xff << 0) /* Divider */
|
|
#define AT91_PMC_PLLCOUNT (0x3f << 8) /* PLL Counter */
|
|
#define AT91_PMC_OUT (3 << 14) /* PLL Clock Frequency Range */
|
|
#define AT91_PMC_MUL (0x7ff << 16) /* PLL Multiplier */
|
|
#define AT91_PMC_MUL_GET(n) ((n) >> 16 & 0x7ff)
|
|
#define AT91_PMC3_MUL (0x7f << 18) /* PLL Multiplier [SAMA5 only] */
|
|
#define AT91_PMC3_MUL_GET(n) ((n) >> 18 & 0x7f)
|
|
#define AT91_PMC_USBDIV (3 << 28) /* USB Divisor (PLLB only) */
|
|
#define AT91_PMC_USBDIV_1 (0 << 28)
|
|
#define AT91_PMC_USBDIV_2 (1 << 28)
|
|
#define AT91_PMC_USBDIV_4 (2 << 28)
|
|
#define AT91_PMC_USB96M (1 << 28) /* Divider by 2 Enable (PLLB only) */
|
|
|
|
#define AT91_PMC_MCKR 0x30 /* Master Clock Register */
|
|
#define AT91_PMC_CSS (3 << 0) /* Master Clock Selection */
|
|
#define AT91_PMC_CSS_SLOW (0 << 0)
|
|
#define AT91_PMC_CSS_MAIN (1 << 0)
|
|
#define AT91_PMC_CSS_PLLA (2 << 0)
|
|
#define AT91_PMC_CSS_PLLB (3 << 0)
|
|
#define AT91_PMC_CSS_UPLL (3 << 0) /* [some SAM9 only] */
|
|
#define PMC_PRES_OFFSET 2
|
|
#define AT91_PMC_PRES (7 << PMC_PRES_OFFSET) /* Master Clock Prescaler */
|
|
#define AT91_PMC_PRES_1 (0 << PMC_PRES_OFFSET)
|
|
#define AT91_PMC_PRES_2 (1 << PMC_PRES_OFFSET)
|
|
#define AT91_PMC_PRES_4 (2 << PMC_PRES_OFFSET)
|
|
#define AT91_PMC_PRES_8 (3 << PMC_PRES_OFFSET)
|
|
#define AT91_PMC_PRES_16 (4 << PMC_PRES_OFFSET)
|
|
#define AT91_PMC_PRES_32 (5 << PMC_PRES_OFFSET)
|
|
#define AT91_PMC_PRES_64 (6 << PMC_PRES_OFFSET)
|
|
#define PMC_ALT_PRES_OFFSET 4
|
|
#define AT91_PMC_ALT_PRES (7 << PMC_ALT_PRES_OFFSET) /* Master Clock Prescaler [alternate location] */
|
|
#define AT91_PMC_ALT_PRES_1 (0 << PMC_ALT_PRES_OFFSET)
|
|
#define AT91_PMC_ALT_PRES_2 (1 << PMC_ALT_PRES_OFFSET)
|
|
#define AT91_PMC_ALT_PRES_4 (2 << PMC_ALT_PRES_OFFSET)
|
|
#define AT91_PMC_ALT_PRES_8 (3 << PMC_ALT_PRES_OFFSET)
|
|
#define AT91_PMC_ALT_PRES_16 (4 << PMC_ALT_PRES_OFFSET)
|
|
#define AT91_PMC_ALT_PRES_32 (5 << PMC_ALT_PRES_OFFSET)
|
|
#define AT91_PMC_ALT_PRES_64 (6 << PMC_ALT_PRES_OFFSET)
|
|
#define AT91_PMC_MDIV (3 << 8) /* Master Clock Division */
|
|
#define AT91RM9200_PMC_MDIV_1 (0 << 8) /* [AT91RM9200 only] */
|
|
#define AT91RM9200_PMC_MDIV_2 (1 << 8)
|
|
#define AT91RM9200_PMC_MDIV_3 (2 << 8)
|
|
#define AT91RM9200_PMC_MDIV_4 (3 << 8)
|
|
#define AT91SAM9_PMC_MDIV_1 (0 << 8) /* [SAM9 only] */
|
|
#define AT91SAM9_PMC_MDIV_2 (1 << 8)
|
|
#define AT91SAM9_PMC_MDIV_4 (2 << 8)
|
|
#define AT91SAM9_PMC_MDIV_6 (3 << 8) /* [some SAM9 only] */
|
|
#define AT91SAM9_PMC_MDIV_3 (3 << 8) /* [some SAM9 only] */
|
|
#define AT91_PMC_PDIV (1 << 12) /* Processor Clock Division [some SAM9 only] */
|
|
#define AT91_PMC_PDIV_1 (0 << 12)
|
|
#define AT91_PMC_PDIV_2 (1 << 12)
|
|
#define AT91_PMC_PLLADIV2 (1 << 12) /* PLLA divisor by 2 [some SAM9 only] */
|
|
#define AT91_PMC_PLLADIV2_OFF (0 << 12)
|
|
#define AT91_PMC_PLLADIV2_ON (1 << 12)
|
|
#define AT91_PMC_H32MXDIV BIT(24)
|
|
|
|
#define AT91_PMC_USB 0x38 /* USB Clock Register [some SAM9 only] */
|
|
#define AT91_PMC_USBS (0x1 << 0) /* USB OHCI Input clock selection */
|
|
#define AT91_PMC_USBS_PLLA (0 << 0)
|
|
#define AT91_PMC_USBS_UPLL (1 << 0)
|
|
#define AT91_PMC_USBS_PLLB (1 << 0) /* [AT91SAMN12 only] */
|
|
#define AT91_PMC_OHCIUSBDIV (0xF << 8) /* Divider for USB OHCI Clock */
|
|
#define AT91_PMC_OHCIUSBDIV_1 (0x0 << 8)
|
|
#define AT91_PMC_OHCIUSBDIV_2 (0x1 << 8)
|
|
|
|
#define AT91_PMC_SMD 0x3c /* Soft Modem Clock Register [some SAM9 only] */
|
|
#define AT91_PMC_SMDS (0x1 << 0) /* SMD input clock selection */
|
|
#define AT91_PMC_SMD_DIV (0x1f << 8) /* SMD input clock divider */
|
|
#define AT91_PMC_SMDDIV(n) (((n) << 8) & AT91_PMC_SMD_DIV)
|
|
|
|
#define AT91_PMC_PCKR(n) (0x40 + ((n) * 4)) /* Programmable Clock 0-N Registers */
|
|
#define AT91_PMC_ALT_PCKR_CSS (0x7 << 0) /* Programmable Clock Source Selection [alternate length] */
|
|
#define AT91_PMC_CSS_MASTER (4 << 0) /* [some SAM9 only] */
|
|
#define AT91_PMC_CSSMCK (0x1 << 8) /* CSS or Master Clock Selection */
|
|
#define AT91_PMC_CSSMCK_CSS (0 << 8)
|
|
#define AT91_PMC_CSSMCK_MCK (1 << 8)
|
|
|
|
#define AT91_PMC_IER 0x60 /* Interrupt Enable Register */
|
|
#define AT91_PMC_IDR 0x64 /* Interrupt Disable Register */
|
|
#define AT91_PMC_SR 0x68 /* Status Register */
|
|
#define AT91_PMC_MOSCS (1 << 0) /* MOSCS Flag */
|
|
#define AT91_PMC_LOCKA (1 << 1) /* PLLA Lock */
|
|
#define AT91_PMC_LOCKB (1 << 2) /* PLLB Lock */
|
|
#define AT91_PMC_MCKRDY (1 << 3) /* Master Clock */
|
|
#define AT91_PMC_LOCKU (1 << 6) /* UPLL Lock [some SAM9] */
|
|
#define AT91_PMC_OSCSEL (1 << 7) /* Slow Oscillator Selection [some SAM9] */
|
|
#define AT91_PMC_PCK0RDY (1 << 8) /* Programmable Clock 0 */
|
|
#define AT91_PMC_PCK1RDY (1 << 9) /* Programmable Clock 1 */
|
|
#define AT91_PMC_PCK2RDY (1 << 10) /* Programmable Clock 2 */
|
|
#define AT91_PMC_PCK3RDY (1 << 11) /* Programmable Clock 3 */
|
|
#define AT91_PMC_MOSCSELS (1 << 16) /* Main Oscillator Selection [some SAM9] */
|
|
#define AT91_PMC_MOSCRCS (1 << 17) /* Main On-Chip RC [some SAM9] */
|
|
#define AT91_PMC_CFDEV (1 << 18) /* Clock Failure Detector Event [some SAM9] */
|
|
#define AT91_PMC_GCKRDY (1 << 24) /* Generated Clocks */
|
|
#define AT91_PMC_IMR 0x6c /* Interrupt Mask Register */
|
|
|
|
#define AT91_PMC_PLLICPR 0x80 /* PLL Charge Pump Current Register */
|
|
|
|
#define AT91_PMC_PROT 0xe4 /* Write Protect Mode Register [some SAM9] */
|
|
#define AT91_PMC_WPEN (0x1 << 0) /* Write Protect Enable */
|
|
#define AT91_PMC_WPKEY (0xffffff << 8) /* Write Protect Key */
|
|
#define AT91_PMC_PROTKEY (0x504d43 << 8) /* Activation Code */
|
|
|
|
#define AT91_PMC_WPSR 0xe8 /* Write Protect Status Register [some SAM9] */
|
|
#define AT91_PMC_WPVS (0x1 << 0) /* Write Protect Violation Status */
|
|
#define AT91_PMC_WPVSRC (0xffff << 8) /* Write Protect Violation Source */
|
|
|
|
#define AT91_PMC_PCER1 0x100 /* Peripheral Clock Enable Register 1 [SAMA5 only]*/
|
|
#define AT91_PMC_PCDR1 0x104 /* Peripheral Clock Enable Register 1 */
|
|
#define AT91_PMC_PCSR1 0x108 /* Peripheral Clock Enable Register 1 */
|
|
|
|
#define AT91_PMC_PCR 0x10c /* Peripheral Control Register [some SAM9 and SAMA5] */
|
|
#define AT91_PMC_PCR_PID_MASK 0x3f
|
|
#define AT91_PMC_PCR_GCKCSS_OFFSET 8
|
|
#define AT91_PMC_PCR_GCKCSS_MASK (0x7 << AT91_PMC_PCR_GCKCSS_OFFSET)
|
|
#define AT91_PMC_PCR_GCKCSS(n) ((n) << AT91_PMC_PCR_GCKCSS_OFFSET) /* GCK Clock Source Selection */
|
|
#define AT91_PMC_PCR_CMD (0x1 << 12) /* Command (read=0, write=1) */
|
|
#define AT91_PMC_PCR_DIV_OFFSET 16
|
|
#define AT91_PMC_PCR_DIV_MASK (0x3 << AT91_PMC_PCR_DIV_OFFSET)
|
|
#define AT91_PMC_PCR_DIV(n) ((n) << AT91_PMC_PCR_DIV_OFFSET) /* Divisor Value */
|
|
#define AT91_PMC_PCR_GCKDIV_OFFSET 20
|
|
#define AT91_PMC_PCR_GCKDIV_MASK (0xff << AT91_PMC_PCR_GCKDIV_OFFSET)
|
|
#define AT91_PMC_PCR_GCKDIV(n) ((n) << AT91_PMC_PCR_GCKDIV_OFFSET) /* Generated Clock Divisor Value */
|
|
#define AT91_PMC_PCR_EN (0x1 << 28) /* Enable */
|
|
#define AT91_PMC_PCR_GCKEN (0x1 << 29) /* GCK Enable */
|
|
|
|
#define AT91_PMC_AUDIO_PLL0 0x14c
|
|
#define AT91_PMC_AUDIO_PLL_PLLEN (1 << 0)
|
|
#define AT91_PMC_AUDIO_PLL_PADEN (1 << 1)
|
|
#define AT91_PMC_AUDIO_PLL_PMCEN (1 << 2)
|
|
#define AT91_PMC_AUDIO_PLL_RESETN (1 << 3)
|
|
#define AT91_PMC_AUDIO_PLL_ND_OFFSET 8
|
|
#define AT91_PMC_AUDIO_PLL_ND_MASK (0x7f << AT91_PMC_AUDIO_PLL_ND_OFFSET)
|
|
#define AT91_PMC_AUDIO_PLL_ND(n) ((n) << AT91_PMC_AUDIO_PLL_ND_OFFSET)
|
|
#define AT91_PMC_AUDIO_PLL_QDPMC_OFFSET 16
|
|
#define AT91_PMC_AUDIO_PLL_QDPMC_MASK (0x7f << AT91_PMC_AUDIO_PLL_QDPMC_OFFSET)
|
|
#define AT91_PMC_AUDIO_PLL_QDPMC(n) ((n) << AT91_PMC_AUDIO_PLL_QDPMC_OFFSET)
|
|
|
|
#define AT91_PMC_AUDIO_PLL1 0x150
|
|
#define AT91_PMC_AUDIO_PLL_FRACR_MASK 0x3fffff
|
|
#define AT91_PMC_AUDIO_PLL_QDPAD_OFFSET 24
|
|
#define AT91_PMC_AUDIO_PLL_QDPAD_MASK (0x7f << AT91_PMC_AUDIO_PLL_QDPAD_OFFSET)
|
|
#define AT91_PMC_AUDIO_PLL_QDPAD(n) ((n) << AT91_PMC_AUDIO_PLL_QDPAD_OFFSET)
|
|
#define AT91_PMC_AUDIO_PLL_QDPAD_DIV_OFFSET AT91_PMC_AUDIO_PLL_QDPAD_OFFSET
|
|
#define AT91_PMC_AUDIO_PLL_QDPAD_DIV_MASK (0x3 << AT91_PMC_AUDIO_PLL_QDPAD_DIV_OFFSET)
|
|
#define AT91_PMC_AUDIO_PLL_QDPAD_DIV(n) ((n) << AT91_PMC_AUDIO_PLL_QDPAD_DIV_OFFSET)
|
|
#define AT91_PMC_AUDIO_PLL_QDPAD_EXTDIV_OFFSET 26
|
|
#define AT91_PMC_AUDIO_PLL_QDPAD_EXTDIV_MAX 0x1f
|
|
#define AT91_PMC_AUDIO_PLL_QDPAD_EXTDIV_MASK (AT91_PMC_AUDIO_PLL_QDPAD_EXTDIV_MAX << AT91_PMC_AUDIO_PLL_QDPAD_EXTDIV_OFFSET)
|
|
#define AT91_PMC_AUDIO_PLL_QDPAD_EXTDIV(n) ((n) << AT91_PMC_AUDIO_PLL_QDPAD_EXTDIV_OFFSET)
|
|
|
|
#endif
|