linux_dsm_epyc7002/drivers/gpu/drm/msm/adreno
Dave Airlie 41206a073c Linux 5.8-rc6
-----BEGIN PGP SIGNATURE-----
 
 iQFSBAABCAA8FiEEq68RxlopcLEwq+PEeb4+QwBBGIYFAl8UzA4eHHRvcnZhbGRz
 QGxpbnV4LWZvdW5kYXRpb24ub3JnAAoJEHm+PkMAQRiGQ7cH/3v+Gv+SmHJCvaT2
 CSu0+7okVnYbY3UTb3hykk7/aOqb6284KjxR03r0CWFzsEsZVhC5pvvruASSiMQg
 Pi04sLqv6CsGLHd1n+pl4AUYEaxq6k4KS3uU3HHSWxrahDDApQoRUx2F8lpOxyj8
 RiwnoO60IMPA7IFJqzcZuFqsgdxqiiYvnzT461KX8Mrw6fyMXeR2KAj2NwMX8dZN
 At21Sf8+LSoh6q2HnugfiUd/jR10XbfxIIx2lXgIinb15GXgWydEQVrDJ7cUV7ix
 Jd0S+dtOtp+lWtFHDoyjjqqsMV7+G8i/rFNZoxSkyZqsUTaKzaR6JD3moSyoYZgG
 0+eXO4A=
 =9EpR
 -----END PGP SIGNATURE-----

Merge v5.8-rc6 into drm-next

I've got a silent conflict + two trees based on fixes to merge.

Fixes a silent merge with amdgpu

Signed-off-by: Dave Airlie <airlied@redhat.com>
2020-07-24 08:48:05 +10:00
..
a2xx_gpu.c drm/msm: Fix up the rest of the messed up address sizes 2020-06-22 12:12:29 -07:00
a2xx_gpu.h drm/msm/adreno: add a2xx 2018-12-11 13:07:06 -05:00
a2xx.xml.h drm/msm: update generated headers 2018-12-11 13:05:27 -05:00
a3xx_gpu.c drm/msm: Refactor address space initialization 2020-05-23 13:38:16 -07:00
a3xx_gpu.h drm/msm/gpu: add ocmem init/cleanup functions 2019-10-07 08:17:39 -07:00
a3xx.xml.h drm/msm: update generated headers 2018-12-11 13:05:27 -05:00
a4xx_gpu.c drm/msm: Refactor address space initialization 2020-05-23 13:38:16 -07:00
a4xx_gpu.h drm/msm/gpu: add ocmem init/cleanup functions 2019-10-07 08:17:39 -07:00
a4xx.xml.h drm/msm: update generated headers 2018-12-11 13:05:27 -05:00
a5xx_debugfs.c drm/gem: add _locked suffix to drm_gem_object_put 2020-05-19 22:31:30 +01:00
a5xx_gpu.c drm-misc-next for v5.9: 2020-06-24 15:45:51 +10:00
a5xx_gpu.h drm: convert .debugfs_init() hook to return void. 2020-03-18 17:53:28 +01:00
a5xx_power.c drm/msm/adreno: Add support for Adreno 510 GPU 2019-11-04 13:18:31 -08:00
a5xx_preempt.c treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 284 2019-06-05 17:36:37 +02:00
a5xx.xml.h drm/msm/adreno: Add A540 support 2019-06-18 14:04:23 -07:00
a6xx_gmu.c drm/msm: Fix up the rest of the messed up address sizes 2020-06-22 12:12:29 -07:00
a6xx_gmu.h drm/msm/a6xx: enable GMU log 2020-05-18 09:26:33 -07:00
a6xx_gmu.xml.h drm/msm/a6xx: enable GMU log 2020-05-18 09:26:33 -07:00
a6xx_gpu_state.c drm: msm: a6xx: Dump GBIF registers, debugbus in gpu state 2020-01-02 16:05:37 -08:00
a6xx_gpu_state.h drm/msm/a6xx: Fix CP_MEMPOOL state name 2020-03-19 12:19:10 -07:00
a6xx_gpu.c Linux 5.8-rc6 2020-07-24 08:48:05 +10:00
a6xx_gpu.h drm: msm: a6xx: Add support for A618 2020-01-02 16:05:36 -08:00
a6xx_hfi.c drm/msm/a6xx: a6xx_hfi_send_start() can be static 2020-05-22 09:12:17 -07:00
a6xx_hfi.h drm/msm/a6xx: HFI v2 for A640 and A650 2020-05-18 09:26:33 -07:00
a6xx.xml.h drm/msm/a6xx: update a6xx_hw_init for A640 and A650 2020-05-18 09:26:33 -07:00
adreno_common.xml.h drm/msm: update generated headers 2018-12-11 13:05:27 -05:00
adreno_device.c drm/msm/a4xx: add adreno a405 support 2020-05-18 09:26:33 -07:00
adreno_gpu.c drm/msm: Fix address space size after refactor. 2020-06-17 19:35:56 -07:00
adreno_gpu.h drm/msm: Refactor address space initialization 2020-05-23 13:38:16 -07:00
adreno_pm4.xml.h drm/msm: update generated headers 2018-12-11 13:05:27 -05:00