mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-27 06:30:56 +07:00
dfc25e4503
These cleanup patches are mainly move stuff around and should all be harmless. They are mainly split out so that other branches can be based on top to avoid conflicts. Notable changes are: * We finally remove all mach/timex.h, after CLOCK_TICK_RATE is no longer used. (Uwe Kleine-König) * The Qualcomm MSM platform is split out into legacy mach-msm and new-style mach-qcom, to allow easier maintainance of the new hardware support without regressions. (Kumar Gala) * A rework of some of the Kconfig logic to simplify multiplatform support (Rob Herring) * Samsung Exynos gets closer to supporting multiplatform (Sachin Kamat and others) * mach-bcm3528 gets merged into mach-bcm (Stephen Warren) * at91 gains some common clock framework support (Alexandre Belloni, Jean-Jacques Hiblot and other French people). -----BEGIN PGP SIGNATURE----- Version: GnuPG v1.4.12 (GNU/Linux) iQIVAwUAUz/yOWCrR//JCVInAQLOPBAAwTMkMrD8S8ggz6vfiQHZNdRPAC7NUJ46 +eYKmBVi5d6EdnjNuRElWENsh0ZosSAUFHrXsIC2NdH9sAJ9HOqWNNLymuA59Jo9 HZ/Ze6xQXDPNV7TROPoXuIli/2OCOXyyQHJsfI7h9V3PCx31qo0B5OdCxU0mtXK6 r1giREhnJFwfQMF/FTdnzhalFJoSjWwv/nkpNmQDJKRLKj9GzwQqItqw68gV6RzU Gnt6YK+9xC1B0cfWTFhAm6kbr9i7mvHoMG5tE3no2uuJMn4K7TgeMqOyvPWhmUeB EZi656szT1m5VfRWOqG+7coZO2VM4GO4NI0Xfin3GHllugOYls1il/FAfCPMLiwh RvuOmQGCkLIpdkuHop5QaI/h1EzlHA59nzTjmGf1+wWPsm0CIg08XOD9izQbRnN9 EmRqn1/8POIi17xcWyeMp8LB0APsTI+IflZFaYprEY9VlLLA/Pd+7udULhs8Bq8y 1l6fB6aPZKnDKCBy/PEIR+y+EHFEbwfrx6zm/pxVDX6P5DlQMFWL78pdBoJUa2h8 3pm/bSzNU5OSz1nJMLJv2jBTtnM5BvFgQBUi2qJ9Lr+nUhJXKCJ80kE/nOlXoCIU J952p3OhkYTQQcjuUVQeTXvRUOGB7mKok0pDFZNE6c7faqxTCudMABQq/KbMFstU eE3cH5FyYj4= =GcBb -----END PGP SIGNATURE----- Merge tag 'cleanup-3.15' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc Pull ARM SoC cleanups from Arnd Bergmann: "These cleanup patches are mainly move stuff around and should all be harmless. They are mainly split out so that other branches can be based on top to avoid conflicts. Notable changes are: - We finally remove all mach/timex.h, after CLOCK_TICK_RATE is no longer used (Uwe Kleine-König) - The Qualcomm MSM platform is split out into legacy mach-msm and new-style mach-qcom, to allow easier maintainance of the new hardware support without regressions (Kumar Gala) - A rework of some of the Kconfig logic to simplify multiplatform support (Rob Herring) - Samsung Exynos gets closer to supporting multiplatform (Sachin Kamat and others) - mach-bcm3528 gets merged into mach-bcm (Stephen Warren) - at91 gains some common clock framework support (Alexandre Belloni, Jean-Jacques Hiblot and other French people)" * tag 'cleanup-3.15' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (89 commits) ARM: hisi: select HAVE_ARM_SCU only for SMP ARM: efm32: allow uncompress debug output ARM: prima2: build reset code standalone ARM: at91: add PWM clock ARM: at91: move sam9261 SoC to common clk ARM: at91: prepare common clk transition for sam9261 SoC ARM: at91: updated the at91_dt_defconfig with support for the ADS7846 ARM: at91: dt: sam9261: Device Tree support for the at91sam9261ek ARM: at91: dt: defconfig: Added the sam9261 to the list of DT-enabled SOCs ARM: at91: dt: Add at91sam9261 dt SoC support ARM: at91: switch sam9rl to common clock framework ARM: at91/dt: define main clk frequency of at91sam9rlek ARM: at91/dt: define at91sam9rl clocks ARM: at91: prepare common clk transition for sam9rl SoCs ARM: at91: prepare sam9 dt boards transition to common clk ARM: at91: dt: sam9rl: Device Tree for the at91sam9rlek ARM: at91/defconfig: Add the sam9rl to the list of DT-enabled SOCs ARM: at91: Add at91sam9rl DT SoC support ARM: at91: prepare at91sam9rl DT transition ARM: at91/defconfig: refresh at91sam9260_9g20_defconfig ...
125 lines
3.2 KiB
C
125 lines
3.2 KiB
C
/* arch/arm/plat-s3c64xx/irq-pm.c
|
|
*
|
|
* Copyright 2008 Openmoko, Inc.
|
|
* Copyright 2008 Simtec Electronics
|
|
* Ben Dooks <ben@simtec.co.uk>
|
|
* http://armlinux.simtec.co.uk/
|
|
*
|
|
* S3C64XX - Interrupt handling Power Management
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
/*
|
|
* NOTE: Code in this file is not used when booting with Device Tree support.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/syscore_ops.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/serial_core.h>
|
|
#include <linux/serial_s3c.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/io.h>
|
|
#include <linux/of.h>
|
|
|
|
#include <mach/map.h>
|
|
|
|
#include <mach/regs-gpio.h>
|
|
#include <plat/cpu.h>
|
|
#include <plat/pm.h>
|
|
|
|
/* We handled all the IRQ types in this code, to save having to make several
|
|
* small files to handle each different type separately. Having the EINT_GRP
|
|
* code here shouldn't be as much bloat as the IRQ table space needed when
|
|
* they are enabled. The added benefit is we ensure that these registers are
|
|
* in the same state as we suspended.
|
|
*/
|
|
|
|
static struct sleep_save irq_save[] = {
|
|
SAVE_ITEM(S3C64XX_PRIORITY),
|
|
SAVE_ITEM(S3C64XX_EINT0CON0),
|
|
SAVE_ITEM(S3C64XX_EINT0CON1),
|
|
SAVE_ITEM(S3C64XX_EINT0FLTCON0),
|
|
SAVE_ITEM(S3C64XX_EINT0FLTCON1),
|
|
SAVE_ITEM(S3C64XX_EINT0FLTCON2),
|
|
SAVE_ITEM(S3C64XX_EINT0FLTCON3),
|
|
SAVE_ITEM(S3C64XX_EINT0MASK),
|
|
};
|
|
|
|
static struct irq_grp_save {
|
|
u32 fltcon;
|
|
u32 con;
|
|
u32 mask;
|
|
} eint_grp_save[5];
|
|
|
|
#ifndef CONFIG_SERIAL_SAMSUNG_UARTS
|
|
#define SERIAL_SAMSUNG_UARTS 0
|
|
#else
|
|
#define SERIAL_SAMSUNG_UARTS CONFIG_SERIAL_SAMSUNG_UARTS
|
|
#endif
|
|
|
|
static u32 irq_uart_mask[SERIAL_SAMSUNG_UARTS];
|
|
|
|
static int s3c64xx_irq_pm_suspend(void)
|
|
{
|
|
struct irq_grp_save *grp = eint_grp_save;
|
|
int i;
|
|
|
|
S3C_PMDBG("%s: suspending IRQs\n", __func__);
|
|
|
|
s3c_pm_do_save(irq_save, ARRAY_SIZE(irq_save));
|
|
|
|
for (i = 0; i < SERIAL_SAMSUNG_UARTS; i++)
|
|
irq_uart_mask[i] = __raw_readl(S3C_VA_UARTx(i) + S3C64XX_UINTM);
|
|
|
|
for (i = 0; i < ARRAY_SIZE(eint_grp_save); i++, grp++) {
|
|
grp->con = __raw_readl(S3C64XX_EINT12CON + (i * 4));
|
|
grp->mask = __raw_readl(S3C64XX_EINT12MASK + (i * 4));
|
|
grp->fltcon = __raw_readl(S3C64XX_EINT12FLTCON + (i * 4));
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void s3c64xx_irq_pm_resume(void)
|
|
{
|
|
struct irq_grp_save *grp = eint_grp_save;
|
|
int i;
|
|
|
|
S3C_PMDBG("%s: resuming IRQs\n", __func__);
|
|
|
|
s3c_pm_do_restore(irq_save, ARRAY_SIZE(irq_save));
|
|
|
|
for (i = 0; i < SERIAL_SAMSUNG_UARTS; i++)
|
|
__raw_writel(irq_uart_mask[i], S3C_VA_UARTx(i) + S3C64XX_UINTM);
|
|
|
|
for (i = 0; i < ARRAY_SIZE(eint_grp_save); i++, grp++) {
|
|
__raw_writel(grp->con, S3C64XX_EINT12CON + (i * 4));
|
|
__raw_writel(grp->mask, S3C64XX_EINT12MASK + (i * 4));
|
|
__raw_writel(grp->fltcon, S3C64XX_EINT12FLTCON + (i * 4));
|
|
}
|
|
|
|
S3C_PMDBG("%s: IRQ configuration restored\n", __func__);
|
|
}
|
|
|
|
static struct syscore_ops s3c64xx_irq_syscore_ops = {
|
|
.suspend = s3c64xx_irq_pm_suspend,
|
|
.resume = s3c64xx_irq_pm_resume,
|
|
};
|
|
|
|
static __init int s3c64xx_syscore_init(void)
|
|
{
|
|
/* Appropriate drivers (pinctrl, uart) handle this when using DT. */
|
|
if (of_have_populated_dt())
|
|
return 0;
|
|
|
|
register_syscore_ops(&s3c64xx_irq_syscore_ops);
|
|
|
|
return 0;
|
|
}
|
|
|
|
core_initcall(s3c64xx_syscore_init);
|