mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-27 06:20:50 +07:00
1cc9d48145
In commit4ca2c04085('ARM: orion5x: Move to ID based window creation'), the mach-orion5x code was changed to use the new mvebu-mbus API. However, in the process, a mistake was made on the crypto SRAM window target ID: it should have been 0x9 (verified in the datasheet) and not 0x0. Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> Acked-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com> Link: https://lkml.kernel.org/r/1397400006-4315-2-git-send-email-thomas.petazzoni@free-electrons.com Fixes:4ca2c04085('ARM: orion5x: Move to ID based window creation') Cc: stable@vger.kernel.org # v3.12+ Signed-off-by: Jason Cooper <jason@lakedaemon.net>
89 lines
2.8 KiB
C
89 lines
2.8 KiB
C
#ifndef __ARCH_ORION5X_COMMON_H
|
|
#define __ARCH_ORION5X_COMMON_H
|
|
|
|
#include <linux/reboot.h>
|
|
|
|
struct dsa_platform_data;
|
|
struct mv643xx_eth_platform_data;
|
|
struct mv_sata_platform_data;
|
|
|
|
#define ORION_MBUS_PCIE_MEM_TARGET 0x04
|
|
#define ORION_MBUS_PCIE_MEM_ATTR 0x59
|
|
#define ORION_MBUS_PCIE_IO_TARGET 0x04
|
|
#define ORION_MBUS_PCIE_IO_ATTR 0x51
|
|
#define ORION_MBUS_PCIE_WA_TARGET 0x04
|
|
#define ORION_MBUS_PCIE_WA_ATTR 0x79
|
|
#define ORION_MBUS_PCI_MEM_TARGET 0x03
|
|
#define ORION_MBUS_PCI_MEM_ATTR 0x59
|
|
#define ORION_MBUS_PCI_IO_TARGET 0x03
|
|
#define ORION_MBUS_PCI_IO_ATTR 0x51
|
|
#define ORION_MBUS_DEVBUS_BOOT_TARGET 0x01
|
|
#define ORION_MBUS_DEVBUS_BOOT_ATTR 0x0f
|
|
#define ORION_MBUS_DEVBUS_TARGET(cs) 0x01
|
|
#define ORION_MBUS_DEVBUS_ATTR(cs) (~(1 << cs))
|
|
#define ORION_MBUS_SRAM_TARGET 0x09
|
|
#define ORION_MBUS_SRAM_ATTR 0x00
|
|
|
|
/*
|
|
* Basic Orion init functions used early by machine-setup.
|
|
*/
|
|
void orion5x_map_io(void);
|
|
void orion5x_init_early(void);
|
|
void orion5x_init_irq(void);
|
|
void orion5x_init(void);
|
|
void orion5x_id(u32 *dev, u32 *rev, char **dev_name);
|
|
void clk_init(void);
|
|
extern int orion5x_tclk;
|
|
extern void orion5x_timer_init(void);
|
|
|
|
void orion5x_setup_wins(void);
|
|
|
|
void orion5x_ehci0_init(void);
|
|
void orion5x_ehci1_init(void);
|
|
void orion5x_eth_init(struct mv643xx_eth_platform_data *eth_data);
|
|
void orion5x_eth_switch_init(struct dsa_platform_data *d, int irq);
|
|
void orion5x_i2c_init(void);
|
|
void orion5x_sata_init(struct mv_sata_platform_data *sata_data);
|
|
void orion5x_spi_init(void);
|
|
void orion5x_uart0_init(void);
|
|
void orion5x_uart1_init(void);
|
|
void orion5x_xor_init(void);
|
|
void orion5x_restart(enum reboot_mode, const char *);
|
|
|
|
/*
|
|
* PCIe/PCI functions.
|
|
*/
|
|
struct pci_bus;
|
|
struct pci_sys_data;
|
|
struct pci_dev;
|
|
|
|
void orion5x_pcie_id(u32 *dev, u32 *rev);
|
|
void orion5x_pci_disable(void);
|
|
void orion5x_pci_set_cardbus_mode(void);
|
|
int orion5x_pci_sys_setup(int nr, struct pci_sys_data *sys);
|
|
struct pci_bus *orion5x_pci_sys_scan_bus(int nr, struct pci_sys_data *sys);
|
|
int orion5x_pci_map_irq(const struct pci_dev *dev, u8 slot, u8 pin);
|
|
|
|
/* board init functions for boards not fully converted to fdt */
|
|
#ifdef CONFIG_MACH_EDMINI_V2_DT
|
|
void edmini_v2_init(void);
|
|
#else
|
|
static inline void edmini_v2_init(void) {};
|
|
#endif
|
|
|
|
struct meminfo;
|
|
struct tag;
|
|
extern void __init tag_fixup_mem32(struct tag *, char **, struct meminfo *);
|
|
|
|
/*****************************************************************************
|
|
* Helpers to access Orion registers
|
|
****************************************************************************/
|
|
/*
|
|
* These are not preempt-safe. Locks, if needed, must be taken
|
|
* care of by the caller.
|
|
*/
|
|
#define orion5x_setbits(r, mask) writel(readl(r) | (mask), (r))
|
|
#define orion5x_clrbits(r, mask) writel(readl(r) & ~(mask), (r))
|
|
|
|
#endif
|