mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
7c0f6ba682
This was entirely automated, using the script by Al:
PATT='^[[:blank:]]*#[[:blank:]]*include[[:blank:]]*<asm/uaccess.h>'
sed -i -e "s!$PATT!#include <linux/uaccess.h>!" \
$(git grep -l "$PATT"|grep -v ^include/linux/uaccess.h)
to do the replacement at the end of the merge window.
Requested-by: Al Viro <viro@zeniv.linux.org.uk>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
135 lines
3.4 KiB
C
135 lines
3.4 KiB
C
/* MN2WS0050 processor initialisation
|
|
*
|
|
* Copyright (C) 2005 Red Hat, Inc. All Rights Reserved.
|
|
* Written by David Howells (dhowells@redhat.com)
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version
|
|
* 2 of the License, or (at your option) any later version.
|
|
*/
|
|
#include <linux/sched.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <asm/cacheflush.h>
|
|
#include <asm/processor.h>
|
|
#include <linux/uaccess.h>
|
|
#include <asm/io.h>
|
|
#include <linux/atomic.h>
|
|
#include <asm/smp.h>
|
|
#include <asm/pgalloc.h>
|
|
#include <asm/busctl-regs.h>
|
|
#include <unit/timex.h>
|
|
#include <asm/fpu.h>
|
|
#include <asm/rtc.h>
|
|
|
|
#define MEMCONF __SYSREGC(0xdf800400, u32)
|
|
|
|
/*
|
|
* initialise the on-silicon processor peripherals
|
|
*/
|
|
asmlinkage void __init processor_init(void)
|
|
{
|
|
int loop;
|
|
|
|
/* set up the exception table first */
|
|
for (loop = 0x000; loop < 0x400; loop += 8)
|
|
__set_intr_stub(loop, __common_exception);
|
|
|
|
__set_intr_stub(EXCEP_ITLBMISS, itlb_miss);
|
|
__set_intr_stub(EXCEP_DTLBMISS, dtlb_miss);
|
|
__set_intr_stub(EXCEP_IAERROR, itlb_aerror);
|
|
__set_intr_stub(EXCEP_DAERROR, dtlb_aerror);
|
|
__set_intr_stub(EXCEP_BUSERROR, raw_bus_error);
|
|
__set_intr_stub(EXCEP_DOUBLE_FAULT, double_fault);
|
|
__set_intr_stub(EXCEP_FPU_DISABLED, fpu_disabled);
|
|
__set_intr_stub(EXCEP_SYSCALL0, system_call);
|
|
|
|
__set_intr_stub(EXCEP_NMI, nmi_handler);
|
|
__set_intr_stub(EXCEP_WDT, nmi_handler);
|
|
__set_intr_stub(EXCEP_IRQ_LEVEL0, irq_handler);
|
|
__set_intr_stub(EXCEP_IRQ_LEVEL1, irq_handler);
|
|
__set_intr_stub(EXCEP_IRQ_LEVEL2, irq_handler);
|
|
__set_intr_stub(EXCEP_IRQ_LEVEL3, irq_handler);
|
|
__set_intr_stub(EXCEP_IRQ_LEVEL4, irq_handler);
|
|
__set_intr_stub(EXCEP_IRQ_LEVEL5, irq_handler);
|
|
__set_intr_stub(EXCEP_IRQ_LEVEL6, irq_handler);
|
|
|
|
IVAR0 = EXCEP_IRQ_LEVEL0;
|
|
IVAR1 = EXCEP_IRQ_LEVEL1;
|
|
IVAR2 = EXCEP_IRQ_LEVEL2;
|
|
IVAR3 = EXCEP_IRQ_LEVEL3;
|
|
IVAR4 = EXCEP_IRQ_LEVEL4;
|
|
IVAR5 = EXCEP_IRQ_LEVEL5;
|
|
IVAR6 = EXCEP_IRQ_LEVEL6;
|
|
|
|
#ifndef CONFIG_MN10300_HAS_CACHE_SNOOP
|
|
mn10300_dcache_flush_inv();
|
|
mn10300_icache_inv();
|
|
#endif
|
|
|
|
/* disable all interrupts and set to priority 6 (lowest) */
|
|
#ifdef CONFIG_SMP
|
|
for (loop = 0; loop < GxICR_NUM_IRQS; loop++)
|
|
GxICR(loop) = GxICR_LEVEL_6 | GxICR_DETECT;
|
|
#else /* !CONFIG_SMP */
|
|
for (loop = 0; loop < NR_IRQS; loop++)
|
|
GxICR(loop) = GxICR_LEVEL_6 | GxICR_DETECT;
|
|
#endif /* !CONFIG_SMP */
|
|
|
|
/* clear the timers */
|
|
TM0MD = 0;
|
|
TM1MD = 0;
|
|
TM2MD = 0;
|
|
TM3MD = 0;
|
|
TM4MD = 0;
|
|
TM5MD = 0;
|
|
TM6MD = 0;
|
|
TM6MDA = 0;
|
|
TM6MDB = 0;
|
|
TM7MD = 0;
|
|
TM8MD = 0;
|
|
TM9MD = 0;
|
|
TM10MD = 0;
|
|
TM11MD = 0;
|
|
TM12MD = 0;
|
|
TM13MD = 0;
|
|
TM14MD = 0;
|
|
TM15MD = 0;
|
|
|
|
calibrate_clock();
|
|
}
|
|
|
|
/*
|
|
* determine the memory size and base from the memory controller regs
|
|
*/
|
|
void __init get_mem_info(unsigned long *mem_base, unsigned long *mem_size)
|
|
{
|
|
unsigned long memconf = MEMCONF;
|
|
unsigned long size = 0; /* order: MByte */
|
|
|
|
*mem_base = 0x90000000; /* fixed address */
|
|
|
|
switch (memconf & 0x00000003) {
|
|
case 0x01:
|
|
size = 256 / 8; /* 256 Mbit per chip */
|
|
break;
|
|
case 0x02:
|
|
size = 512 / 8; /* 512 Mbit per chip */
|
|
break;
|
|
case 0x03:
|
|
size = 1024 / 8; /* 1 Gbit per chip */
|
|
break;
|
|
default:
|
|
panic("Invalid SDRAM size");
|
|
break;
|
|
}
|
|
|
|
printk(KERN_INFO "DDR2-SDRAM: %luMB x 2 @%08lx\n", size, *mem_base);
|
|
|
|
*mem_size = (size * 2) << 20;
|
|
}
|