mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-02-13 03:05:32 +07:00
8a1012d3f2
This module register a HASH module that support multiples algorithms: MD5, SHA1, SHA224, SHA256. It includes the support of HMAC hardware processing corresponding to the supported algorithms. DMA or IRQ mode are used depending on data length. Signed-off-by: Lionel Debieve <lionel.debieve@st.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
21 lines
569 B
Plaintext
21 lines
569 B
Plaintext
config CRC_DEV_STM32
|
|
tristate "Support for STM32 crc accelerators"
|
|
depends on ARCH_STM32
|
|
select CRYPTO_HASH
|
|
help
|
|
This enables support for the CRC32 hw accelerator which can be found
|
|
on STMicroelectronics STM32 SOC.
|
|
|
|
config HASH_DEV_STM32
|
|
tristate "Support for STM32 hash accelerators"
|
|
depends on ARCH_STM32
|
|
depends on HAS_DMA
|
|
select CRYPTO_HASH
|
|
select CRYPTO_MD5
|
|
select CRYPTO_SHA1
|
|
select CRYPTO_SHA256
|
|
select CRYPTO_ENGINE
|
|
help
|
|
This enables support for the HASH hw accelerator which can be found
|
|
on STMicroelectronics STM32 SOC.
|