mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
1419f64ef5
STM32 serial can be reset via reset controller. Add an optional reset property to stm32 usart bindings. Signed-off-by: Erwan Le Ray <erwan.leray@st.com> Signed-off-by: Rob Herring <robh@kernel.org>
53 lines
1.4 KiB
Plaintext
53 lines
1.4 KiB
Plaintext
* STMicroelectronics STM32 USART
|
|
|
|
Required properties:
|
|
- compatible: can be either:
|
|
- "st,stm32-uart",
|
|
- "st,stm32f7-uart",
|
|
- "st,stm32h7-uart".
|
|
depending is compatible with stm32(f4), stm32f7 or stm32h7.
|
|
- reg: The address and length of the peripheral registers space
|
|
- interrupts:
|
|
- The interrupt line for the USART instance,
|
|
- An optional wake-up interrupt.
|
|
- clocks: The input clock of the USART instance
|
|
|
|
Optional properties:
|
|
- resets: Must contain the phandle to the reset controller.
|
|
- pinctrl: The reference on the pins configuration
|
|
- st,hw-flow-ctrl: bool flag to enable hardware flow control.
|
|
- rs485-rts-delay, rs485-rx-during-tx, rs485-rts-active-low,
|
|
linux,rs485-enabled-at-boot-time: see rs485.txt.
|
|
- dmas: phandle(s) to DMA controller node(s). Refer to stm32-dma.txt
|
|
- dma-names: "rx" and/or "tx"
|
|
|
|
Examples:
|
|
usart4: serial@40004c00 {
|
|
compatible = "st,stm32-uart";
|
|
reg = <0x40004c00 0x400>;
|
|
interrupts = <52>;
|
|
clocks = <&clk_pclk1>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_usart4>;
|
|
};
|
|
|
|
usart2: serial@40004400 {
|
|
compatible = "st,stm32-uart";
|
|
reg = <0x40004400 0x400>;
|
|
interrupts = <38>;
|
|
clocks = <&clk_pclk1>;
|
|
st,hw-flow-ctrl;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_usart2 &pinctrl_usart2_rtscts>;
|
|
};
|
|
|
|
usart1: serial@40011000 {
|
|
compatible = "st,stm32-uart";
|
|
reg = <0x40011000 0x400>;
|
|
interrupts = <37>;
|
|
clocks = <&rcc 0 164>;
|
|
dmas = <&dma2 2 4 0x414 0x0>,
|
|
<&dma2 7 4 0x414 0x0>;
|
|
dma-names = "rx", "tx";
|
|
};
|