mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-18 13:16:55 +07:00
964971c8a3
This adds the cpus node to the Integrator/AP device tree so that we have a proper placeholder to put in the DT-defined operating points for the generic DT/OPP cpufreq driver, along with the proper operating points. The old Integrator cpufreq driver would resolve the max frequency to 71MHz, and the min frequency to 12 MHz, but the clock driver can actually handle any frequency inbetween so I picked a few select frequencies as OPPs. The cpufreq framework doesn't seem to deal with sliding frequency scales, only fixed points so 7 OPPs is better than 2 atleast. We define a CPU node since this is required for cpufreq-dt, however we do not define any compatible string for the CPU since this architecture has pluggable CPU modules and we do not know which one will be used. If necessary, the CPU compatible can be filled in by the boot loader, but for just cpufreq-dt it is not required. Cc: Rafael J. Wysocki <rjw@rjwysocki.net> Cc: Viresh Kumar <viresh.kumar@linaro.org> Cc: Russell King <linux@armlinux.org.uk> Signed-off-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Olof Johansson <olof@lixom.net>
238 lines
6.1 KiB
Plaintext
238 lines
6.1 KiB
Plaintext
/*
|
|
* Device Tree for the ARM Integrator/AP platform
|
|
*/
|
|
|
|
/dts-v1/;
|
|
/include/ "integrator.dtsi"
|
|
|
|
/ {
|
|
model = "ARM Integrator/AP";
|
|
compatible = "arm,integrator-ap";
|
|
dma-ranges = <0x80000000 0x0 0x80000000>;
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu@0 {
|
|
device_type = "cpu";
|
|
/*
|
|
* Since the board has pluggable CPU modules, we
|
|
* cannot define a proper compatible here. Let the
|
|
* boot loader fill in the apropriate compatible
|
|
* string if necessary.
|
|
*/
|
|
/* compatible = "arm,arm926ej-s"; */
|
|
reg = <0>;
|
|
/*
|
|
* The documentation in ARM DUI 0138E page 3-12 states
|
|
* that the maximum frequency for this clock is 200 MHz
|
|
* but painful trial-and-error has proved to me that it
|
|
* is actually just hanging the system above 71 MHz.
|
|
* Sad but true.
|
|
*/
|
|
/* kHz uV */
|
|
operating-points = <71000 0
|
|
66000 0
|
|
60000 0
|
|
48000 0
|
|
36000 0
|
|
24000 0
|
|
12000 0>;
|
|
clocks = <&cmosc>;
|
|
clock-names = "cpu";
|
|
clock-latency = <1000000>; /* 1 ms */
|
|
};
|
|
};
|
|
|
|
aliases {
|
|
arm,timer-primary = &timer2;
|
|
arm,timer-secondary = &timer1;
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "root=/dev/ram0 console=ttyAM0,38400n8 earlyprintk";
|
|
};
|
|
|
|
/* 24 MHz chrystal on the Integrator/AP development board */
|
|
xtal24mhz: xtal24mhz@24M {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <24000000>;
|
|
};
|
|
|
|
pclk: pclk@0 {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-factor-clock";
|
|
clock-div = <1>;
|
|
clock-mult = <1>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
|
|
/* The UART clock is 14.74 MHz divided by an ICS525 */
|
|
uartclk: uartclk@14.74M {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <14745600>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
|
|
core-module@10000000 {
|
|
/* 24 MHz chrystal on the core module */
|
|
cm24mhz: cm24mhz@24M {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <24000000>;
|
|
};
|
|
|
|
/* Oscillator on the core module, clocks the CPU core */
|
|
cmosc: cmosc@24M {
|
|
compatible = "arm,syscon-icst525-integratorap-cm";
|
|
#clock-cells = <0>;
|
|
lock-offset = <0x14>;
|
|
vco-offset = <0x08>;
|
|
clocks = <&cm24mhz>;
|
|
};
|
|
|
|
/* Auxilary oscillator on the core module, 32.369MHz at boot */
|
|
auxosc: auxosc@24M {
|
|
compatible = "arm,syscon-icst525";
|
|
#clock-cells = <0>;
|
|
lock-offset = <0x14>;
|
|
vco-offset = <0x1c>;
|
|
clocks = <&cm24mhz>;
|
|
};
|
|
};
|
|
|
|
syscon {
|
|
compatible = "arm,integrator-ap-syscon", "syscon";
|
|
reg = <0x11000000 0x100>;
|
|
interrupt-parent = <&pic>;
|
|
/* These are the logical module IRQs */
|
|
interrupts = <9>, <10>, <11>, <12>;
|
|
|
|
/*
|
|
* SYSCLK clocks PCIv3 bridge, system controller and the
|
|
* logic modules.
|
|
*/
|
|
sysclk: apsys@24M {
|
|
compatible = "arm,syscon-icst525-integratorap-sys";
|
|
#clock-cells = <0>;
|
|
lock-offset = <0x1c>;
|
|
vco-offset = <0x04>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
|
|
/* One-bit control for the PCI bus clock (33 or 25 MHz) */
|
|
pciclk: pciclk@24M {
|
|
compatible = "arm,syscon-icst525-integratorap-pci";
|
|
#clock-cells = <0>;
|
|
lock-offset = <0x1c>;
|
|
vco-offset = <0x04>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
};
|
|
|
|
timer0: timer@13000000 {
|
|
compatible = "arm,integrator-timer";
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
|
|
timer1: timer@13000100 {
|
|
compatible = "arm,integrator-timer";
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
|
|
timer2: timer@13000200 {
|
|
compatible = "arm,integrator-timer";
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
|
|
pic: pic@14000000 {
|
|
valid-mask = <0x003fffff>;
|
|
};
|
|
|
|
pci: pciv3@62000000 {
|
|
compatible = "v3,v360epc-pci";
|
|
#interrupt-cells = <1>;
|
|
#size-cells = <2>;
|
|
#address-cells = <3>;
|
|
reg = <0x62000000 0x10000>;
|
|
interrupt-parent = <&pic>;
|
|
interrupts = <17>; /* Bus error IRQ */
|
|
ranges = <0x00000000 0 0x61000000 /* config space */
|
|
0x61000000 0 0x00100000 /* 16 MiB @ 61000000 */
|
|
0x01000000 0 0x0 /* I/O space */
|
|
0x60000000 0 0x00100000 /* 16 MiB @ 60000000 */
|
|
0x02000000 0 0x00000000 /* non-prefectable memory */
|
|
0x40000000 0 0x10000000 /* 256 MiB @ 40000000 */
|
|
0x42000000 0 0x10000000 /* prefetchable memory */
|
|
0x50000000 0 0x10000000>; /* 256 MiB @ 50000000 */
|
|
interrupt-map-mask = <0xf800 0 0 0x7>;
|
|
interrupt-map = <
|
|
/* IDSEL 9 */
|
|
0x4800 0 0 1 &pic 13 /* INT A on slot 9 is irq 13 */
|
|
0x4800 0 0 2 &pic 14 /* INT B on slot 9 is irq 14 */
|
|
0x4800 0 0 3 &pic 15 /* INT C on slot 9 is irq 15 */
|
|
0x4800 0 0 4 &pic 16 /* INT D on slot 9 is irq 16 */
|
|
/* IDSEL 10 */
|
|
0x5000 0 0 1 &pic 14 /* INT A on slot 10 is irq 14 */
|
|
0x5000 0 0 2 &pic 15 /* INT B on slot 10 is irq 15 */
|
|
0x5000 0 0 3 &pic 16 /* INT C on slot 10 is irq 16 */
|
|
0x5000 0 0 4 &pic 13 /* INT D on slot 10 is irq 13 */
|
|
/* IDSEL 11 */
|
|
0x5800 0 0 1 &pic 15 /* INT A on slot 11 is irq 15 */
|
|
0x5800 0 0 2 &pic 16 /* INT B on slot 11 is irq 16 */
|
|
0x5800 0 0 3 &pic 13 /* INT C on slot 11 is irq 13 */
|
|
0x5800 0 0 4 &pic 14 /* INT D on slot 11 is irq 14 */
|
|
/* IDSEL 12 */
|
|
0x6000 0 0 1 &pic 16 /* INT A on slot 12 is irq 16 */
|
|
0x6000 0 0 2 &pic 13 /* INT B on slot 12 is irq 13 */
|
|
0x6000 0 0 3 &pic 14 /* INT C on slot 12 is irq 14 */
|
|
0x6000 0 0 4 &pic 15 /* INT D on slot 12 is irq 15 */
|
|
>;
|
|
};
|
|
|
|
fpga {
|
|
/*
|
|
* The Integator/AP predates the idea to have magic numbers
|
|
* identifying the PrimeCell in hardware, thus we have to
|
|
* supply these from the device tree.
|
|
*/
|
|
rtc: rtc@15000000 {
|
|
compatible = "arm,pl030", "arm,primecell";
|
|
arm,primecell-periphid = <0x00041030>;
|
|
clocks = <&pclk>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
uart0: uart@16000000 {
|
|
compatible = "arm,pl010", "arm,primecell";
|
|
arm,primecell-periphid = <0x00041010>;
|
|
clocks = <&uartclk>, <&pclk>;
|
|
clock-names = "uartclk", "apb_pclk";
|
|
};
|
|
|
|
uart1: uart@17000000 {
|
|
compatible = "arm,pl010", "arm,primecell";
|
|
arm,primecell-periphid = <0x00041010>;
|
|
clocks = <&uartclk>, <&pclk>;
|
|
clock-names = "uartclk", "apb_pclk";
|
|
};
|
|
|
|
kmi0: kmi@18000000 {
|
|
compatible = "arm,pl050", "arm,primecell";
|
|
arm,primecell-periphid = <0x00041050>;
|
|
clocks = <&xtal24mhz>, <&pclk>;
|
|
clock-names = "KMIREFCLK", "apb_pclk";
|
|
};
|
|
|
|
kmi1: kmi@19000000 {
|
|
compatible = "arm,pl050", "arm,primecell";
|
|
arm,primecell-periphid = <0x00041050>;
|
|
clocks = <&xtal24mhz>, <&pclk>;
|
|
clock-names = "KMIREFCLK", "apb_pclk";
|
|
};
|
|
};
|
|
};
|