mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-20 18:56:48 +07:00
1fb3726cf3
The timer irqs statically mapped from linux irq numbers 11 to 15 are moved to the end of the statically mapped linux irq space. The GIC PPI and SPI interrupts are relocated to start from 16 and 32 of the linux irq space. This is a required to add device tree support for GIC and Interrupt combiner for EXYNOS4. A new macro 'IRQ_TIMER_BASE' specifies a platform specific base of the linux virq number for the timer interrupts. For exynos4, this base is set to end of the linux virq space. For the other S5P platforms, the existing base '11' is retained. Signed-off-by: Thomas Abraham <thomas.abraham@linaro.org> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
82 lines
2.6 KiB
C
82 lines
2.6 KiB
C
/* linux/arch/arm/plat-samsung/include/plat/irqs.h
|
|
*
|
|
* Copyright (c) 2009 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com/
|
|
*
|
|
* S5P Common IRQ support
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __PLAT_SAMSUNG_IRQS_H
|
|
#define __PLAT_SAMSUNG_IRQS_H __FILE__
|
|
|
|
/* we keep the first set of CPU IRQs out of the range of
|
|
* the ISA space, so that the PC104 has them to itself
|
|
* and we don't end up having to do horrible things to the
|
|
* standard ISA drivers....
|
|
*
|
|
* note, since we're using the VICs, our start must be a
|
|
* mulitple of 32 to allow the common code to work
|
|
*/
|
|
|
|
#define S5P_IRQ_OFFSET (32)
|
|
|
|
#define S5P_IRQ(x) ((x) + S5P_IRQ_OFFSET)
|
|
|
|
#define S5P_VIC0_BASE S5P_IRQ(0)
|
|
#define S5P_VIC1_BASE S5P_IRQ(32)
|
|
#define S5P_VIC2_BASE S5P_IRQ(64)
|
|
#define S5P_VIC3_BASE S5P_IRQ(96)
|
|
|
|
#define VIC_BASE(x) (S5P_VIC0_BASE + ((x)*32))
|
|
|
|
#define IRQ_VIC0_BASE S5P_VIC0_BASE
|
|
#define IRQ_VIC1_BASE S5P_VIC1_BASE
|
|
#define IRQ_VIC2_BASE S5P_VIC2_BASE
|
|
|
|
/* VIC based IRQs */
|
|
|
|
#define S5P_IRQ_VIC0(x) (S5P_VIC0_BASE + (x))
|
|
#define S5P_IRQ_VIC1(x) (S5P_VIC1_BASE + (x))
|
|
#define S5P_IRQ_VIC2(x) (S5P_VIC2_BASE + (x))
|
|
#define S5P_IRQ_VIC3(x) (S5P_VIC3_BASE + (x))
|
|
|
|
#define S5P_TIMER_IRQ(x) (IRQ_TIMER_BASE + (x))
|
|
|
|
#define IRQ_TIMER0 S5P_TIMER_IRQ(0)
|
|
#define IRQ_TIMER1 S5P_TIMER_IRQ(1)
|
|
#define IRQ_TIMER2 S5P_TIMER_IRQ(2)
|
|
#define IRQ_TIMER3 S5P_TIMER_IRQ(3)
|
|
#define IRQ_TIMER4 S5P_TIMER_IRQ(4)
|
|
#define IRQ_TIMER_COUNT (5)
|
|
|
|
#define IRQ_EINT(x) ((x) < 16 ? ((x) + S5P_EINT_BASE1) \
|
|
: ((x) - 16 + S5P_EINT_BASE2))
|
|
|
|
#define EINT_OFFSET(irq) ((irq) < S5P_EINT_BASE2 ? \
|
|
((irq) - S5P_EINT_BASE1) : \
|
|
((irq) + 16 - S5P_EINT_BASE2))
|
|
|
|
#define IRQ_EINT_BIT(x) EINT_OFFSET(x)
|
|
|
|
/* Typically only a few gpio chips require gpio interrupt support.
|
|
To avoid memory waste irq descriptors are allocated only for
|
|
S5P_GPIOINT_GROUP_COUNT chips, each with total number of
|
|
S5P_GPIOINT_GROUP_SIZE pins/irqs. Each GPIOINT group can be assiged
|
|
to any gpio chip with the s5p_register_gpio_interrupt() function */
|
|
#define S5P_GPIOINT_GROUP_COUNT 4
|
|
#define S5P_GPIOINT_GROUP_SIZE 8
|
|
#define S5P_GPIOINT_COUNT (S5P_GPIOINT_GROUP_COUNT * S5P_GPIOINT_GROUP_SIZE)
|
|
|
|
/* IRQ types common for all s5p platforms */
|
|
#define S5P_IRQ_TYPE_LEVEL_LOW (0x00)
|
|
#define S5P_IRQ_TYPE_LEVEL_HIGH (0x01)
|
|
#define S5P_IRQ_TYPE_EDGE_FALLING (0x02)
|
|
#define S5P_IRQ_TYPE_EDGE_RISING (0x03)
|
|
#define S5P_IRQ_TYPE_EDGE_BOTH (0x04)
|
|
|
|
#endif /* __PLAT_SAMSUNG_IRQS_H */
|