mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
9684c2ea6d
As result of the deprecation of the MSI-X/MSI enablement functions pci_enable_msix() and pci_enable_msi_block(), all drivers using these two interfaces need to be updated to use the new pci_enable_msi_range() or pci_enable_msi_exact() and pci_enable_msix_range() or pci_enable_msix_exact() interfaces. Signed-off-by: Alexander Gordeev <agordeev@redhat.com> Signed-off-by: Roland Dreier <roland@purestorage.com>
1276 lines
34 KiB
C
1276 lines
34 KiB
C
/*
|
|
* Copyright (c) 2004, 2005 Topspin Communications. All rights reserved.
|
|
* Copyright (c) 2005 Sun Microsystems, Inc. All rights reserved.
|
|
* Copyright (c) 2005 Mellanox Technologies. All rights reserved.
|
|
*
|
|
* This software is available to you under a choice of one of two
|
|
* licenses. You may choose to be licensed under the terms of the GNU
|
|
* General Public License (GPL) Version 2, available from the file
|
|
* COPYING in the main directory of this source tree, or the
|
|
* OpenIB.org BSD license below:
|
|
*
|
|
* Redistribution and use in source and binary forms, with or
|
|
* without modification, are permitted provided that the following
|
|
* conditions are met:
|
|
*
|
|
* - Redistributions of source code must retain the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer.
|
|
*
|
|
* - Redistributions in binary form must reproduce the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer in the documentation and/or other materials
|
|
* provided with the distribution.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
|
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
|
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
|
* SOFTWARE.
|
|
*/
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/init.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/gfp.h>
|
|
|
|
#include "mthca_dev.h"
|
|
#include "mthca_config_reg.h"
|
|
#include "mthca_cmd.h"
|
|
#include "mthca_profile.h"
|
|
#include "mthca_memfree.h"
|
|
#include "mthca_wqe.h"
|
|
|
|
MODULE_AUTHOR("Roland Dreier");
|
|
MODULE_DESCRIPTION("Mellanox InfiniBand HCA low-level driver");
|
|
MODULE_LICENSE("Dual BSD/GPL");
|
|
MODULE_VERSION(DRV_VERSION);
|
|
|
|
#ifdef CONFIG_INFINIBAND_MTHCA_DEBUG
|
|
|
|
int mthca_debug_level = 0;
|
|
module_param_named(debug_level, mthca_debug_level, int, 0644);
|
|
MODULE_PARM_DESC(debug_level, "Enable debug tracing if > 0");
|
|
|
|
#endif /* CONFIG_INFINIBAND_MTHCA_DEBUG */
|
|
|
|
#ifdef CONFIG_PCI_MSI
|
|
|
|
static int msi_x = 1;
|
|
module_param(msi_x, int, 0444);
|
|
MODULE_PARM_DESC(msi_x, "attempt to use MSI-X if nonzero");
|
|
|
|
#else /* CONFIG_PCI_MSI */
|
|
|
|
#define msi_x (0)
|
|
|
|
#endif /* CONFIG_PCI_MSI */
|
|
|
|
static int tune_pci = 0;
|
|
module_param(tune_pci, int, 0444);
|
|
MODULE_PARM_DESC(tune_pci, "increase PCI burst from the default set by BIOS if nonzero");
|
|
|
|
DEFINE_MUTEX(mthca_device_mutex);
|
|
|
|
#define MTHCA_DEFAULT_NUM_QP (1 << 16)
|
|
#define MTHCA_DEFAULT_RDB_PER_QP (1 << 2)
|
|
#define MTHCA_DEFAULT_NUM_CQ (1 << 16)
|
|
#define MTHCA_DEFAULT_NUM_MCG (1 << 13)
|
|
#define MTHCA_DEFAULT_NUM_MPT (1 << 17)
|
|
#define MTHCA_DEFAULT_NUM_MTT (1 << 20)
|
|
#define MTHCA_DEFAULT_NUM_UDAV (1 << 15)
|
|
#define MTHCA_DEFAULT_NUM_RESERVED_MTTS (1 << 18)
|
|
#define MTHCA_DEFAULT_NUM_UARC_SIZE (1 << 18)
|
|
|
|
static struct mthca_profile hca_profile = {
|
|
.num_qp = MTHCA_DEFAULT_NUM_QP,
|
|
.rdb_per_qp = MTHCA_DEFAULT_RDB_PER_QP,
|
|
.num_cq = MTHCA_DEFAULT_NUM_CQ,
|
|
.num_mcg = MTHCA_DEFAULT_NUM_MCG,
|
|
.num_mpt = MTHCA_DEFAULT_NUM_MPT,
|
|
.num_mtt = MTHCA_DEFAULT_NUM_MTT,
|
|
.num_udav = MTHCA_DEFAULT_NUM_UDAV, /* Tavor only */
|
|
.fmr_reserved_mtts = MTHCA_DEFAULT_NUM_RESERVED_MTTS, /* Tavor only */
|
|
.uarc_size = MTHCA_DEFAULT_NUM_UARC_SIZE, /* Arbel only */
|
|
};
|
|
|
|
module_param_named(num_qp, hca_profile.num_qp, int, 0444);
|
|
MODULE_PARM_DESC(num_qp, "maximum number of QPs per HCA");
|
|
|
|
module_param_named(rdb_per_qp, hca_profile.rdb_per_qp, int, 0444);
|
|
MODULE_PARM_DESC(rdb_per_qp, "number of RDB buffers per QP");
|
|
|
|
module_param_named(num_cq, hca_profile.num_cq, int, 0444);
|
|
MODULE_PARM_DESC(num_cq, "maximum number of CQs per HCA");
|
|
|
|
module_param_named(num_mcg, hca_profile.num_mcg, int, 0444);
|
|
MODULE_PARM_DESC(num_mcg, "maximum number of multicast groups per HCA");
|
|
|
|
module_param_named(num_mpt, hca_profile.num_mpt, int, 0444);
|
|
MODULE_PARM_DESC(num_mpt,
|
|
"maximum number of memory protection table entries per HCA");
|
|
|
|
module_param_named(num_mtt, hca_profile.num_mtt, int, 0444);
|
|
MODULE_PARM_DESC(num_mtt,
|
|
"maximum number of memory translation table segments per HCA");
|
|
|
|
module_param_named(num_udav, hca_profile.num_udav, int, 0444);
|
|
MODULE_PARM_DESC(num_udav, "maximum number of UD address vectors per HCA");
|
|
|
|
module_param_named(fmr_reserved_mtts, hca_profile.fmr_reserved_mtts, int, 0444);
|
|
MODULE_PARM_DESC(fmr_reserved_mtts,
|
|
"number of memory translation table segments reserved for FMR");
|
|
|
|
static int log_mtts_per_seg = ilog2(MTHCA_MTT_SEG_SIZE / 8);
|
|
module_param_named(log_mtts_per_seg, log_mtts_per_seg, int, 0444);
|
|
MODULE_PARM_DESC(log_mtts_per_seg, "Log2 number of MTT entries per segment (1-5)");
|
|
|
|
static char mthca_version[] =
|
|
DRV_NAME ": Mellanox InfiniBand HCA driver v"
|
|
DRV_VERSION " (" DRV_RELDATE ")\n";
|
|
|
|
static int mthca_tune_pci(struct mthca_dev *mdev)
|
|
{
|
|
if (!tune_pci)
|
|
return 0;
|
|
|
|
/* First try to max out Read Byte Count */
|
|
if (pci_find_capability(mdev->pdev, PCI_CAP_ID_PCIX)) {
|
|
if (pcix_set_mmrbc(mdev->pdev, pcix_get_max_mmrbc(mdev->pdev))) {
|
|
mthca_err(mdev, "Couldn't set PCI-X max read count, "
|
|
"aborting.\n");
|
|
return -ENODEV;
|
|
}
|
|
} else if (!(mdev->mthca_flags & MTHCA_FLAG_PCIE))
|
|
mthca_info(mdev, "No PCI-X capability, not setting RBC.\n");
|
|
|
|
if (pci_is_pcie(mdev->pdev)) {
|
|
if (pcie_set_readrq(mdev->pdev, 4096)) {
|
|
mthca_err(mdev, "Couldn't write PCI Express read request, "
|
|
"aborting.\n");
|
|
return -ENODEV;
|
|
}
|
|
} else if (mdev->mthca_flags & MTHCA_FLAG_PCIE)
|
|
mthca_info(mdev, "No PCI Express capability, "
|
|
"not setting Max Read Request Size.\n");
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mthca_dev_lim(struct mthca_dev *mdev, struct mthca_dev_lim *dev_lim)
|
|
{
|
|
int err;
|
|
|
|
mdev->limits.mtt_seg_size = (1 << log_mtts_per_seg) * 8;
|
|
err = mthca_QUERY_DEV_LIM(mdev, dev_lim);
|
|
if (err) {
|
|
mthca_err(mdev, "QUERY_DEV_LIM command returned %d"
|
|
", aborting.\n", err);
|
|
return err;
|
|
}
|
|
if (dev_lim->min_page_sz > PAGE_SIZE) {
|
|
mthca_err(mdev, "HCA minimum page size of %d bigger than "
|
|
"kernel PAGE_SIZE of %ld, aborting.\n",
|
|
dev_lim->min_page_sz, PAGE_SIZE);
|
|
return -ENODEV;
|
|
}
|
|
if (dev_lim->num_ports > MTHCA_MAX_PORTS) {
|
|
mthca_err(mdev, "HCA has %d ports, but we only support %d, "
|
|
"aborting.\n",
|
|
dev_lim->num_ports, MTHCA_MAX_PORTS);
|
|
return -ENODEV;
|
|
}
|
|
|
|
if (dev_lim->uar_size > pci_resource_len(mdev->pdev, 2)) {
|
|
mthca_err(mdev, "HCA reported UAR size of 0x%x bigger than "
|
|
"PCI resource 2 size of 0x%llx, aborting.\n",
|
|
dev_lim->uar_size,
|
|
(unsigned long long)pci_resource_len(mdev->pdev, 2));
|
|
return -ENODEV;
|
|
}
|
|
|
|
mdev->limits.num_ports = dev_lim->num_ports;
|
|
mdev->limits.vl_cap = dev_lim->max_vl;
|
|
mdev->limits.mtu_cap = dev_lim->max_mtu;
|
|
mdev->limits.gid_table_len = dev_lim->max_gids;
|
|
mdev->limits.pkey_table_len = dev_lim->max_pkeys;
|
|
mdev->limits.local_ca_ack_delay = dev_lim->local_ca_ack_delay;
|
|
/*
|
|
* Need to allow for worst case send WQE overhead and check
|
|
* whether max_desc_sz imposes a lower limit than max_sg; UD
|
|
* send has the biggest overhead.
|
|
*/
|
|
mdev->limits.max_sg = min_t(int, dev_lim->max_sg,
|
|
(dev_lim->max_desc_sz -
|
|
sizeof (struct mthca_next_seg) -
|
|
(mthca_is_memfree(mdev) ?
|
|
sizeof (struct mthca_arbel_ud_seg) :
|
|
sizeof (struct mthca_tavor_ud_seg))) /
|
|
sizeof (struct mthca_data_seg));
|
|
mdev->limits.max_wqes = dev_lim->max_qp_sz;
|
|
mdev->limits.max_qp_init_rdma = dev_lim->max_requester_per_qp;
|
|
mdev->limits.reserved_qps = dev_lim->reserved_qps;
|
|
mdev->limits.max_srq_wqes = dev_lim->max_srq_sz;
|
|
mdev->limits.reserved_srqs = dev_lim->reserved_srqs;
|
|
mdev->limits.reserved_eecs = dev_lim->reserved_eecs;
|
|
mdev->limits.max_desc_sz = dev_lim->max_desc_sz;
|
|
mdev->limits.max_srq_sge = mthca_max_srq_sge(mdev);
|
|
/*
|
|
* Subtract 1 from the limit because we need to allocate a
|
|
* spare CQE so the HCA HW can tell the difference between an
|
|
* empty CQ and a full CQ.
|
|
*/
|
|
mdev->limits.max_cqes = dev_lim->max_cq_sz - 1;
|
|
mdev->limits.reserved_cqs = dev_lim->reserved_cqs;
|
|
mdev->limits.reserved_eqs = dev_lim->reserved_eqs;
|
|
mdev->limits.reserved_mtts = dev_lim->reserved_mtts;
|
|
mdev->limits.reserved_mrws = dev_lim->reserved_mrws;
|
|
mdev->limits.reserved_uars = dev_lim->reserved_uars;
|
|
mdev->limits.reserved_pds = dev_lim->reserved_pds;
|
|
mdev->limits.port_width_cap = dev_lim->max_port_width;
|
|
mdev->limits.page_size_cap = ~(u32) (dev_lim->min_page_sz - 1);
|
|
mdev->limits.flags = dev_lim->flags;
|
|
/*
|
|
* For old FW that doesn't return static rate support, use a
|
|
* value of 0x3 (only static rate values of 0 or 1 are handled),
|
|
* except on Sinai, where even old FW can handle static rate
|
|
* values of 2 and 3.
|
|
*/
|
|
if (dev_lim->stat_rate_support)
|
|
mdev->limits.stat_rate_support = dev_lim->stat_rate_support;
|
|
else if (mdev->mthca_flags & MTHCA_FLAG_SINAI_OPT)
|
|
mdev->limits.stat_rate_support = 0xf;
|
|
else
|
|
mdev->limits.stat_rate_support = 0x3;
|
|
|
|
/* IB_DEVICE_RESIZE_MAX_WR not supported by driver.
|
|
May be doable since hardware supports it for SRQ.
|
|
|
|
IB_DEVICE_N_NOTIFY_CQ is supported by hardware but not by driver.
|
|
|
|
IB_DEVICE_SRQ_RESIZE is supported by hardware but SRQ is not
|
|
supported by driver. */
|
|
mdev->device_cap_flags = IB_DEVICE_CHANGE_PHY_PORT |
|
|
IB_DEVICE_PORT_ACTIVE_EVENT |
|
|
IB_DEVICE_SYS_IMAGE_GUID |
|
|
IB_DEVICE_RC_RNR_NAK_GEN;
|
|
|
|
if (dev_lim->flags & DEV_LIM_FLAG_BAD_PKEY_CNTR)
|
|
mdev->device_cap_flags |= IB_DEVICE_BAD_PKEY_CNTR;
|
|
|
|
if (dev_lim->flags & DEV_LIM_FLAG_BAD_QKEY_CNTR)
|
|
mdev->device_cap_flags |= IB_DEVICE_BAD_QKEY_CNTR;
|
|
|
|
if (dev_lim->flags & DEV_LIM_FLAG_RAW_MULTI)
|
|
mdev->device_cap_flags |= IB_DEVICE_RAW_MULTI;
|
|
|
|
if (dev_lim->flags & DEV_LIM_FLAG_AUTO_PATH_MIG)
|
|
mdev->device_cap_flags |= IB_DEVICE_AUTO_PATH_MIG;
|
|
|
|
if (dev_lim->flags & DEV_LIM_FLAG_UD_AV_PORT_ENFORCE)
|
|
mdev->device_cap_flags |= IB_DEVICE_UD_AV_PORT_ENFORCE;
|
|
|
|
if (dev_lim->flags & DEV_LIM_FLAG_SRQ)
|
|
mdev->mthca_flags |= MTHCA_FLAG_SRQ;
|
|
|
|
if (mthca_is_memfree(mdev))
|
|
if (dev_lim->flags & DEV_LIM_FLAG_IPOIB_CSUM)
|
|
mdev->device_cap_flags |= IB_DEVICE_UD_IP_CSUM;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mthca_init_tavor(struct mthca_dev *mdev)
|
|
{
|
|
s64 size;
|
|
int err;
|
|
struct mthca_dev_lim dev_lim;
|
|
struct mthca_profile profile;
|
|
struct mthca_init_hca_param init_hca;
|
|
|
|
err = mthca_SYS_EN(mdev);
|
|
if (err) {
|
|
mthca_err(mdev, "SYS_EN command returned %d, aborting.\n", err);
|
|
return err;
|
|
}
|
|
|
|
err = mthca_QUERY_FW(mdev);
|
|
if (err) {
|
|
mthca_err(mdev, "QUERY_FW command returned %d,"
|
|
" aborting.\n", err);
|
|
goto err_disable;
|
|
}
|
|
err = mthca_QUERY_DDR(mdev);
|
|
if (err) {
|
|
mthca_err(mdev, "QUERY_DDR command returned %d, aborting.\n", err);
|
|
goto err_disable;
|
|
}
|
|
|
|
err = mthca_dev_lim(mdev, &dev_lim);
|
|
if (err) {
|
|
mthca_err(mdev, "QUERY_DEV_LIM command returned %d, aborting.\n", err);
|
|
goto err_disable;
|
|
}
|
|
|
|
profile = hca_profile;
|
|
profile.num_uar = dev_lim.uar_size / PAGE_SIZE;
|
|
profile.uarc_size = 0;
|
|
if (mdev->mthca_flags & MTHCA_FLAG_SRQ)
|
|
profile.num_srq = dev_lim.max_srqs;
|
|
|
|
size = mthca_make_profile(mdev, &profile, &dev_lim, &init_hca);
|
|
if (size < 0) {
|
|
err = size;
|
|
goto err_disable;
|
|
}
|
|
|
|
err = mthca_INIT_HCA(mdev, &init_hca);
|
|
if (err) {
|
|
mthca_err(mdev, "INIT_HCA command returned %d, aborting.\n", err);
|
|
goto err_disable;
|
|
}
|
|
|
|
return 0;
|
|
|
|
err_disable:
|
|
mthca_SYS_DIS(mdev);
|
|
|
|
return err;
|
|
}
|
|
|
|
static int mthca_load_fw(struct mthca_dev *mdev)
|
|
{
|
|
int err;
|
|
|
|
/* FIXME: use HCA-attached memory for FW if present */
|
|
|
|
mdev->fw.arbel.fw_icm =
|
|
mthca_alloc_icm(mdev, mdev->fw.arbel.fw_pages,
|
|
GFP_HIGHUSER | __GFP_NOWARN, 0);
|
|
if (!mdev->fw.arbel.fw_icm) {
|
|
mthca_err(mdev, "Couldn't allocate FW area, aborting.\n");
|
|
return -ENOMEM;
|
|
}
|
|
|
|
err = mthca_MAP_FA(mdev, mdev->fw.arbel.fw_icm);
|
|
if (err) {
|
|
mthca_err(mdev, "MAP_FA command returned %d, aborting.\n", err);
|
|
goto err_free;
|
|
}
|
|
err = mthca_RUN_FW(mdev);
|
|
if (err) {
|
|
mthca_err(mdev, "RUN_FW command returned %d, aborting.\n", err);
|
|
goto err_unmap_fa;
|
|
}
|
|
|
|
return 0;
|
|
|
|
err_unmap_fa:
|
|
mthca_UNMAP_FA(mdev);
|
|
|
|
err_free:
|
|
mthca_free_icm(mdev, mdev->fw.arbel.fw_icm, 0);
|
|
return err;
|
|
}
|
|
|
|
static int mthca_init_icm(struct mthca_dev *mdev,
|
|
struct mthca_dev_lim *dev_lim,
|
|
struct mthca_init_hca_param *init_hca,
|
|
u64 icm_size)
|
|
{
|
|
u64 aux_pages;
|
|
int err;
|
|
|
|
err = mthca_SET_ICM_SIZE(mdev, icm_size, &aux_pages);
|
|
if (err) {
|
|
mthca_err(mdev, "SET_ICM_SIZE command returned %d, aborting.\n", err);
|
|
return err;
|
|
}
|
|
|
|
mthca_dbg(mdev, "%lld KB of HCA context requires %lld KB aux memory.\n",
|
|
(unsigned long long) icm_size >> 10,
|
|
(unsigned long long) aux_pages << 2);
|
|
|
|
mdev->fw.arbel.aux_icm = mthca_alloc_icm(mdev, aux_pages,
|
|
GFP_HIGHUSER | __GFP_NOWARN, 0);
|
|
if (!mdev->fw.arbel.aux_icm) {
|
|
mthca_err(mdev, "Couldn't allocate aux memory, aborting.\n");
|
|
return -ENOMEM;
|
|
}
|
|
|
|
err = mthca_MAP_ICM_AUX(mdev, mdev->fw.arbel.aux_icm);
|
|
if (err) {
|
|
mthca_err(mdev, "MAP_ICM_AUX returned %d, aborting.\n", err);
|
|
goto err_free_aux;
|
|
}
|
|
|
|
err = mthca_map_eq_icm(mdev, init_hca->eqc_base);
|
|
if (err) {
|
|
mthca_err(mdev, "Failed to map EQ context memory, aborting.\n");
|
|
goto err_unmap_aux;
|
|
}
|
|
|
|
/* CPU writes to non-reserved MTTs, while HCA might DMA to reserved mtts */
|
|
mdev->limits.reserved_mtts = ALIGN(mdev->limits.reserved_mtts * mdev->limits.mtt_seg_size,
|
|
dma_get_cache_alignment()) / mdev->limits.mtt_seg_size;
|
|
|
|
mdev->mr_table.mtt_table = mthca_alloc_icm_table(mdev, init_hca->mtt_base,
|
|
mdev->limits.mtt_seg_size,
|
|
mdev->limits.num_mtt_segs,
|
|
mdev->limits.reserved_mtts,
|
|
1, 0);
|
|
if (!mdev->mr_table.mtt_table) {
|
|
mthca_err(mdev, "Failed to map MTT context memory, aborting.\n");
|
|
err = -ENOMEM;
|
|
goto err_unmap_eq;
|
|
}
|
|
|
|
mdev->mr_table.mpt_table = mthca_alloc_icm_table(mdev, init_hca->mpt_base,
|
|
dev_lim->mpt_entry_sz,
|
|
mdev->limits.num_mpts,
|
|
mdev->limits.reserved_mrws,
|
|
1, 1);
|
|
if (!mdev->mr_table.mpt_table) {
|
|
mthca_err(mdev, "Failed to map MPT context memory, aborting.\n");
|
|
err = -ENOMEM;
|
|
goto err_unmap_mtt;
|
|
}
|
|
|
|
mdev->qp_table.qp_table = mthca_alloc_icm_table(mdev, init_hca->qpc_base,
|
|
dev_lim->qpc_entry_sz,
|
|
mdev->limits.num_qps,
|
|
mdev->limits.reserved_qps,
|
|
0, 0);
|
|
if (!mdev->qp_table.qp_table) {
|
|
mthca_err(mdev, "Failed to map QP context memory, aborting.\n");
|
|
err = -ENOMEM;
|
|
goto err_unmap_mpt;
|
|
}
|
|
|
|
mdev->qp_table.eqp_table = mthca_alloc_icm_table(mdev, init_hca->eqpc_base,
|
|
dev_lim->eqpc_entry_sz,
|
|
mdev->limits.num_qps,
|
|
mdev->limits.reserved_qps,
|
|
0, 0);
|
|
if (!mdev->qp_table.eqp_table) {
|
|
mthca_err(mdev, "Failed to map EQP context memory, aborting.\n");
|
|
err = -ENOMEM;
|
|
goto err_unmap_qp;
|
|
}
|
|
|
|
mdev->qp_table.rdb_table = mthca_alloc_icm_table(mdev, init_hca->rdb_base,
|
|
MTHCA_RDB_ENTRY_SIZE,
|
|
mdev->limits.num_qps <<
|
|
mdev->qp_table.rdb_shift, 0,
|
|
0, 0);
|
|
if (!mdev->qp_table.rdb_table) {
|
|
mthca_err(mdev, "Failed to map RDB context memory, aborting\n");
|
|
err = -ENOMEM;
|
|
goto err_unmap_eqp;
|
|
}
|
|
|
|
mdev->cq_table.table = mthca_alloc_icm_table(mdev, init_hca->cqc_base,
|
|
dev_lim->cqc_entry_sz,
|
|
mdev->limits.num_cqs,
|
|
mdev->limits.reserved_cqs,
|
|
0, 0);
|
|
if (!mdev->cq_table.table) {
|
|
mthca_err(mdev, "Failed to map CQ context memory, aborting.\n");
|
|
err = -ENOMEM;
|
|
goto err_unmap_rdb;
|
|
}
|
|
|
|
if (mdev->mthca_flags & MTHCA_FLAG_SRQ) {
|
|
mdev->srq_table.table =
|
|
mthca_alloc_icm_table(mdev, init_hca->srqc_base,
|
|
dev_lim->srq_entry_sz,
|
|
mdev->limits.num_srqs,
|
|
mdev->limits.reserved_srqs,
|
|
0, 0);
|
|
if (!mdev->srq_table.table) {
|
|
mthca_err(mdev, "Failed to map SRQ context memory, "
|
|
"aborting.\n");
|
|
err = -ENOMEM;
|
|
goto err_unmap_cq;
|
|
}
|
|
}
|
|
|
|
/*
|
|
* It's not strictly required, but for simplicity just map the
|
|
* whole multicast group table now. The table isn't very big
|
|
* and it's a lot easier than trying to track ref counts.
|
|
*/
|
|
mdev->mcg_table.table = mthca_alloc_icm_table(mdev, init_hca->mc_base,
|
|
MTHCA_MGM_ENTRY_SIZE,
|
|
mdev->limits.num_mgms +
|
|
mdev->limits.num_amgms,
|
|
mdev->limits.num_mgms +
|
|
mdev->limits.num_amgms,
|
|
0, 0);
|
|
if (!mdev->mcg_table.table) {
|
|
mthca_err(mdev, "Failed to map MCG context memory, aborting.\n");
|
|
err = -ENOMEM;
|
|
goto err_unmap_srq;
|
|
}
|
|
|
|
return 0;
|
|
|
|
err_unmap_srq:
|
|
if (mdev->mthca_flags & MTHCA_FLAG_SRQ)
|
|
mthca_free_icm_table(mdev, mdev->srq_table.table);
|
|
|
|
err_unmap_cq:
|
|
mthca_free_icm_table(mdev, mdev->cq_table.table);
|
|
|
|
err_unmap_rdb:
|
|
mthca_free_icm_table(mdev, mdev->qp_table.rdb_table);
|
|
|
|
err_unmap_eqp:
|
|
mthca_free_icm_table(mdev, mdev->qp_table.eqp_table);
|
|
|
|
err_unmap_qp:
|
|
mthca_free_icm_table(mdev, mdev->qp_table.qp_table);
|
|
|
|
err_unmap_mpt:
|
|
mthca_free_icm_table(mdev, mdev->mr_table.mpt_table);
|
|
|
|
err_unmap_mtt:
|
|
mthca_free_icm_table(mdev, mdev->mr_table.mtt_table);
|
|
|
|
err_unmap_eq:
|
|
mthca_unmap_eq_icm(mdev);
|
|
|
|
err_unmap_aux:
|
|
mthca_UNMAP_ICM_AUX(mdev);
|
|
|
|
err_free_aux:
|
|
mthca_free_icm(mdev, mdev->fw.arbel.aux_icm, 0);
|
|
|
|
return err;
|
|
}
|
|
|
|
static void mthca_free_icms(struct mthca_dev *mdev)
|
|
{
|
|
|
|
mthca_free_icm_table(mdev, mdev->mcg_table.table);
|
|
if (mdev->mthca_flags & MTHCA_FLAG_SRQ)
|
|
mthca_free_icm_table(mdev, mdev->srq_table.table);
|
|
mthca_free_icm_table(mdev, mdev->cq_table.table);
|
|
mthca_free_icm_table(mdev, mdev->qp_table.rdb_table);
|
|
mthca_free_icm_table(mdev, mdev->qp_table.eqp_table);
|
|
mthca_free_icm_table(mdev, mdev->qp_table.qp_table);
|
|
mthca_free_icm_table(mdev, mdev->mr_table.mpt_table);
|
|
mthca_free_icm_table(mdev, mdev->mr_table.mtt_table);
|
|
mthca_unmap_eq_icm(mdev);
|
|
|
|
mthca_UNMAP_ICM_AUX(mdev);
|
|
mthca_free_icm(mdev, mdev->fw.arbel.aux_icm, 0);
|
|
}
|
|
|
|
static int mthca_init_arbel(struct mthca_dev *mdev)
|
|
{
|
|
struct mthca_dev_lim dev_lim;
|
|
struct mthca_profile profile;
|
|
struct mthca_init_hca_param init_hca;
|
|
s64 icm_size;
|
|
int err;
|
|
|
|
err = mthca_QUERY_FW(mdev);
|
|
if (err) {
|
|
mthca_err(mdev, "QUERY_FW command failed %d, aborting.\n", err);
|
|
return err;
|
|
}
|
|
|
|
err = mthca_ENABLE_LAM(mdev);
|
|
if (err == -EAGAIN) {
|
|
mthca_dbg(mdev, "No HCA-attached memory (running in MemFree mode)\n");
|
|
mdev->mthca_flags |= MTHCA_FLAG_NO_LAM;
|
|
} else if (err) {
|
|
mthca_err(mdev, "ENABLE_LAM returned %d, aborting.\n", err);
|
|
return err;
|
|
}
|
|
|
|
err = mthca_load_fw(mdev);
|
|
if (err) {
|
|
mthca_err(mdev, "Loading FW returned %d, aborting.\n", err);
|
|
goto err_disable;
|
|
}
|
|
|
|
err = mthca_dev_lim(mdev, &dev_lim);
|
|
if (err) {
|
|
mthca_err(mdev, "QUERY_DEV_LIM returned %d, aborting.\n", err);
|
|
goto err_stop_fw;
|
|
}
|
|
|
|
profile = hca_profile;
|
|
profile.num_uar = dev_lim.uar_size / PAGE_SIZE;
|
|
profile.num_udav = 0;
|
|
if (mdev->mthca_flags & MTHCA_FLAG_SRQ)
|
|
profile.num_srq = dev_lim.max_srqs;
|
|
|
|
icm_size = mthca_make_profile(mdev, &profile, &dev_lim, &init_hca);
|
|
if (icm_size < 0) {
|
|
err = icm_size;
|
|
goto err_stop_fw;
|
|
}
|
|
|
|
err = mthca_init_icm(mdev, &dev_lim, &init_hca, icm_size);
|
|
if (err)
|
|
goto err_stop_fw;
|
|
|
|
err = mthca_INIT_HCA(mdev, &init_hca);
|
|
if (err) {
|
|
mthca_err(mdev, "INIT_HCA command returned %d, aborting.\n", err);
|
|
goto err_free_icm;
|
|
}
|
|
|
|
return 0;
|
|
|
|
err_free_icm:
|
|
mthca_free_icms(mdev);
|
|
|
|
err_stop_fw:
|
|
mthca_UNMAP_FA(mdev);
|
|
mthca_free_icm(mdev, mdev->fw.arbel.fw_icm, 0);
|
|
|
|
err_disable:
|
|
if (!(mdev->mthca_flags & MTHCA_FLAG_NO_LAM))
|
|
mthca_DISABLE_LAM(mdev);
|
|
|
|
return err;
|
|
}
|
|
|
|
static void mthca_close_hca(struct mthca_dev *mdev)
|
|
{
|
|
mthca_CLOSE_HCA(mdev, 0);
|
|
|
|
if (mthca_is_memfree(mdev)) {
|
|
mthca_free_icms(mdev);
|
|
|
|
mthca_UNMAP_FA(mdev);
|
|
mthca_free_icm(mdev, mdev->fw.arbel.fw_icm, 0);
|
|
|
|
if (!(mdev->mthca_flags & MTHCA_FLAG_NO_LAM))
|
|
mthca_DISABLE_LAM(mdev);
|
|
} else
|
|
mthca_SYS_DIS(mdev);
|
|
}
|
|
|
|
static int mthca_init_hca(struct mthca_dev *mdev)
|
|
{
|
|
int err;
|
|
struct mthca_adapter adapter;
|
|
|
|
if (mthca_is_memfree(mdev))
|
|
err = mthca_init_arbel(mdev);
|
|
else
|
|
err = mthca_init_tavor(mdev);
|
|
|
|
if (err)
|
|
return err;
|
|
|
|
err = mthca_QUERY_ADAPTER(mdev, &adapter);
|
|
if (err) {
|
|
mthca_err(mdev, "QUERY_ADAPTER command returned %d, aborting.\n", err);
|
|
goto err_close;
|
|
}
|
|
|
|
mdev->eq_table.inta_pin = adapter.inta_pin;
|
|
if (!mthca_is_memfree(mdev))
|
|
mdev->rev_id = adapter.revision_id;
|
|
memcpy(mdev->board_id, adapter.board_id, sizeof mdev->board_id);
|
|
|
|
return 0;
|
|
|
|
err_close:
|
|
mthca_close_hca(mdev);
|
|
return err;
|
|
}
|
|
|
|
static int mthca_setup_hca(struct mthca_dev *dev)
|
|
{
|
|
int err;
|
|
|
|
MTHCA_INIT_DOORBELL_LOCK(&dev->doorbell_lock);
|
|
|
|
err = mthca_init_uar_table(dev);
|
|
if (err) {
|
|
mthca_err(dev, "Failed to initialize "
|
|
"user access region table, aborting.\n");
|
|
return err;
|
|
}
|
|
|
|
err = mthca_uar_alloc(dev, &dev->driver_uar);
|
|
if (err) {
|
|
mthca_err(dev, "Failed to allocate driver access region, "
|
|
"aborting.\n");
|
|
goto err_uar_table_free;
|
|
}
|
|
|
|
dev->kar = ioremap((phys_addr_t) dev->driver_uar.pfn << PAGE_SHIFT, PAGE_SIZE);
|
|
if (!dev->kar) {
|
|
mthca_err(dev, "Couldn't map kernel access region, "
|
|
"aborting.\n");
|
|
err = -ENOMEM;
|
|
goto err_uar_free;
|
|
}
|
|
|
|
err = mthca_init_pd_table(dev);
|
|
if (err) {
|
|
mthca_err(dev, "Failed to initialize "
|
|
"protection domain table, aborting.\n");
|
|
goto err_kar_unmap;
|
|
}
|
|
|
|
err = mthca_init_mr_table(dev);
|
|
if (err) {
|
|
mthca_err(dev, "Failed to initialize "
|
|
"memory region table, aborting.\n");
|
|
goto err_pd_table_free;
|
|
}
|
|
|
|
err = mthca_pd_alloc(dev, 1, &dev->driver_pd);
|
|
if (err) {
|
|
mthca_err(dev, "Failed to create driver PD, "
|
|
"aborting.\n");
|
|
goto err_mr_table_free;
|
|
}
|
|
|
|
err = mthca_init_eq_table(dev);
|
|
if (err) {
|
|
mthca_err(dev, "Failed to initialize "
|
|
"event queue table, aborting.\n");
|
|
goto err_pd_free;
|
|
}
|
|
|
|
err = mthca_cmd_use_events(dev);
|
|
if (err) {
|
|
mthca_err(dev, "Failed to switch to event-driven "
|
|
"firmware commands, aborting.\n");
|
|
goto err_eq_table_free;
|
|
}
|
|
|
|
err = mthca_NOP(dev);
|
|
if (err) {
|
|
if (dev->mthca_flags & MTHCA_FLAG_MSI_X) {
|
|
mthca_warn(dev, "NOP command failed to generate interrupt "
|
|
"(IRQ %d).\n",
|
|
dev->eq_table.eq[MTHCA_EQ_CMD].msi_x_vector);
|
|
mthca_warn(dev, "Trying again with MSI-X disabled.\n");
|
|
} else {
|
|
mthca_err(dev, "NOP command failed to generate interrupt "
|
|
"(IRQ %d), aborting.\n",
|
|
dev->pdev->irq);
|
|
mthca_err(dev, "BIOS or ACPI interrupt routing problem?\n");
|
|
}
|
|
|
|
goto err_cmd_poll;
|
|
}
|
|
|
|
mthca_dbg(dev, "NOP command IRQ test passed\n");
|
|
|
|
err = mthca_init_cq_table(dev);
|
|
if (err) {
|
|
mthca_err(dev, "Failed to initialize "
|
|
"completion queue table, aborting.\n");
|
|
goto err_cmd_poll;
|
|
}
|
|
|
|
err = mthca_init_srq_table(dev);
|
|
if (err) {
|
|
mthca_err(dev, "Failed to initialize "
|
|
"shared receive queue table, aborting.\n");
|
|
goto err_cq_table_free;
|
|
}
|
|
|
|
err = mthca_init_qp_table(dev);
|
|
if (err) {
|
|
mthca_err(dev, "Failed to initialize "
|
|
"queue pair table, aborting.\n");
|
|
goto err_srq_table_free;
|
|
}
|
|
|
|
err = mthca_init_av_table(dev);
|
|
if (err) {
|
|
mthca_err(dev, "Failed to initialize "
|
|
"address vector table, aborting.\n");
|
|
goto err_qp_table_free;
|
|
}
|
|
|
|
err = mthca_init_mcg_table(dev);
|
|
if (err) {
|
|
mthca_err(dev, "Failed to initialize "
|
|
"multicast group table, aborting.\n");
|
|
goto err_av_table_free;
|
|
}
|
|
|
|
return 0;
|
|
|
|
err_av_table_free:
|
|
mthca_cleanup_av_table(dev);
|
|
|
|
err_qp_table_free:
|
|
mthca_cleanup_qp_table(dev);
|
|
|
|
err_srq_table_free:
|
|
mthca_cleanup_srq_table(dev);
|
|
|
|
err_cq_table_free:
|
|
mthca_cleanup_cq_table(dev);
|
|
|
|
err_cmd_poll:
|
|
mthca_cmd_use_polling(dev);
|
|
|
|
err_eq_table_free:
|
|
mthca_cleanup_eq_table(dev);
|
|
|
|
err_pd_free:
|
|
mthca_pd_free(dev, &dev->driver_pd);
|
|
|
|
err_mr_table_free:
|
|
mthca_cleanup_mr_table(dev);
|
|
|
|
err_pd_table_free:
|
|
mthca_cleanup_pd_table(dev);
|
|
|
|
err_kar_unmap:
|
|
iounmap(dev->kar);
|
|
|
|
err_uar_free:
|
|
mthca_uar_free(dev, &dev->driver_uar);
|
|
|
|
err_uar_table_free:
|
|
mthca_cleanup_uar_table(dev);
|
|
return err;
|
|
}
|
|
|
|
static int mthca_enable_msi_x(struct mthca_dev *mdev)
|
|
{
|
|
struct msix_entry entries[3];
|
|
int err;
|
|
|
|
entries[0].entry = 0;
|
|
entries[1].entry = 1;
|
|
entries[2].entry = 2;
|
|
|
|
err = pci_enable_msix_exact(mdev->pdev, entries, ARRAY_SIZE(entries));
|
|
if (err)
|
|
return err;
|
|
|
|
mdev->eq_table.eq[MTHCA_EQ_COMP ].msi_x_vector = entries[0].vector;
|
|
mdev->eq_table.eq[MTHCA_EQ_ASYNC].msi_x_vector = entries[1].vector;
|
|
mdev->eq_table.eq[MTHCA_EQ_CMD ].msi_x_vector = entries[2].vector;
|
|
|
|
return 0;
|
|
}
|
|
|
|
/* Types of supported HCA */
|
|
enum {
|
|
TAVOR, /* MT23108 */
|
|
ARBEL_COMPAT, /* MT25208 in Tavor compat mode */
|
|
ARBEL_NATIVE, /* MT25208 with extended features */
|
|
SINAI /* MT25204 */
|
|
};
|
|
|
|
#define MTHCA_FW_VER(major, minor, subminor) \
|
|
(((u64) (major) << 32) | ((u64) (minor) << 16) | (u64) (subminor))
|
|
|
|
static struct {
|
|
u64 latest_fw;
|
|
u32 flags;
|
|
} mthca_hca_table[] = {
|
|
[TAVOR] = { .latest_fw = MTHCA_FW_VER(3, 5, 0),
|
|
.flags = 0 },
|
|
[ARBEL_COMPAT] = { .latest_fw = MTHCA_FW_VER(4, 8, 200),
|
|
.flags = MTHCA_FLAG_PCIE },
|
|
[ARBEL_NATIVE] = { .latest_fw = MTHCA_FW_VER(5, 3, 0),
|
|
.flags = MTHCA_FLAG_MEMFREE |
|
|
MTHCA_FLAG_PCIE },
|
|
[SINAI] = { .latest_fw = MTHCA_FW_VER(1, 2, 0),
|
|
.flags = MTHCA_FLAG_MEMFREE |
|
|
MTHCA_FLAG_PCIE |
|
|
MTHCA_FLAG_SINAI_OPT }
|
|
};
|
|
|
|
static int __mthca_init_one(struct pci_dev *pdev, int hca_type)
|
|
{
|
|
int ddr_hidden = 0;
|
|
int err;
|
|
struct mthca_dev *mdev;
|
|
|
|
printk(KERN_INFO PFX "Initializing %s\n",
|
|
pci_name(pdev));
|
|
|
|
err = pci_enable_device(pdev);
|
|
if (err) {
|
|
dev_err(&pdev->dev, "Cannot enable PCI device, "
|
|
"aborting.\n");
|
|
return err;
|
|
}
|
|
|
|
/*
|
|
* Check for BARs. We expect 0: 1MB, 2: 8MB, 4: DDR (may not
|
|
* be present)
|
|
*/
|
|
if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM) ||
|
|
pci_resource_len(pdev, 0) != 1 << 20) {
|
|
dev_err(&pdev->dev, "Missing DCS, aborting.\n");
|
|
err = -ENODEV;
|
|
goto err_disable_pdev;
|
|
}
|
|
if (!(pci_resource_flags(pdev, 2) & IORESOURCE_MEM)) {
|
|
dev_err(&pdev->dev, "Missing UAR, aborting.\n");
|
|
err = -ENODEV;
|
|
goto err_disable_pdev;
|
|
}
|
|
if (!(pci_resource_flags(pdev, 4) & IORESOURCE_MEM))
|
|
ddr_hidden = 1;
|
|
|
|
err = pci_request_regions(pdev, DRV_NAME);
|
|
if (err) {
|
|
dev_err(&pdev->dev, "Cannot obtain PCI resources, "
|
|
"aborting.\n");
|
|
goto err_disable_pdev;
|
|
}
|
|
|
|
pci_set_master(pdev);
|
|
|
|
err = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
|
|
if (err) {
|
|
dev_warn(&pdev->dev, "Warning: couldn't set 64-bit PCI DMA mask.\n");
|
|
err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
|
|
if (err) {
|
|
dev_err(&pdev->dev, "Can't set PCI DMA mask, aborting.\n");
|
|
goto err_free_res;
|
|
}
|
|
}
|
|
err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64));
|
|
if (err) {
|
|
dev_warn(&pdev->dev, "Warning: couldn't set 64-bit "
|
|
"consistent PCI DMA mask.\n");
|
|
err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
|
|
if (err) {
|
|
dev_err(&pdev->dev, "Can't set consistent PCI DMA mask, "
|
|
"aborting.\n");
|
|
goto err_free_res;
|
|
}
|
|
}
|
|
|
|
/* We can handle large RDMA requests, so allow larger segments. */
|
|
dma_set_max_seg_size(&pdev->dev, 1024 * 1024 * 1024);
|
|
|
|
mdev = (struct mthca_dev *) ib_alloc_device(sizeof *mdev);
|
|
if (!mdev) {
|
|
dev_err(&pdev->dev, "Device struct alloc failed, "
|
|
"aborting.\n");
|
|
err = -ENOMEM;
|
|
goto err_free_res;
|
|
}
|
|
|
|
mdev->pdev = pdev;
|
|
|
|
mdev->mthca_flags = mthca_hca_table[hca_type].flags;
|
|
if (ddr_hidden)
|
|
mdev->mthca_flags |= MTHCA_FLAG_DDR_HIDDEN;
|
|
|
|
/*
|
|
* Now reset the HCA before we touch the PCI capabilities or
|
|
* attempt a firmware command, since a boot ROM may have left
|
|
* the HCA in an undefined state.
|
|
*/
|
|
err = mthca_reset(mdev);
|
|
if (err) {
|
|
mthca_err(mdev, "Failed to reset HCA, aborting.\n");
|
|
goto err_free_dev;
|
|
}
|
|
|
|
if (mthca_cmd_init(mdev)) {
|
|
mthca_err(mdev, "Failed to init command interface, aborting.\n");
|
|
goto err_free_dev;
|
|
}
|
|
|
|
err = mthca_tune_pci(mdev);
|
|
if (err)
|
|
goto err_cmd;
|
|
|
|
err = mthca_init_hca(mdev);
|
|
if (err)
|
|
goto err_cmd;
|
|
|
|
if (mdev->fw_ver < mthca_hca_table[hca_type].latest_fw) {
|
|
mthca_warn(mdev, "HCA FW version %d.%d.%03d is old (%d.%d.%03d is current).\n",
|
|
(int) (mdev->fw_ver >> 32), (int) (mdev->fw_ver >> 16) & 0xffff,
|
|
(int) (mdev->fw_ver & 0xffff),
|
|
(int) (mthca_hca_table[hca_type].latest_fw >> 32),
|
|
(int) (mthca_hca_table[hca_type].latest_fw >> 16) & 0xffff,
|
|
(int) (mthca_hca_table[hca_type].latest_fw & 0xffff));
|
|
mthca_warn(mdev, "If you have problems, try updating your HCA FW.\n");
|
|
}
|
|
|
|
if (msi_x && !mthca_enable_msi_x(mdev))
|
|
mdev->mthca_flags |= MTHCA_FLAG_MSI_X;
|
|
|
|
err = mthca_setup_hca(mdev);
|
|
if (err == -EBUSY && (mdev->mthca_flags & MTHCA_FLAG_MSI_X)) {
|
|
if (mdev->mthca_flags & MTHCA_FLAG_MSI_X)
|
|
pci_disable_msix(pdev);
|
|
mdev->mthca_flags &= ~MTHCA_FLAG_MSI_X;
|
|
|
|
err = mthca_setup_hca(mdev);
|
|
}
|
|
|
|
if (err)
|
|
goto err_close;
|
|
|
|
err = mthca_register_device(mdev);
|
|
if (err)
|
|
goto err_cleanup;
|
|
|
|
err = mthca_create_agents(mdev);
|
|
if (err)
|
|
goto err_unregister;
|
|
|
|
pci_set_drvdata(pdev, mdev);
|
|
mdev->hca_type = hca_type;
|
|
|
|
mdev->active = true;
|
|
|
|
return 0;
|
|
|
|
err_unregister:
|
|
mthca_unregister_device(mdev);
|
|
|
|
err_cleanup:
|
|
mthca_cleanup_mcg_table(mdev);
|
|
mthca_cleanup_av_table(mdev);
|
|
mthca_cleanup_qp_table(mdev);
|
|
mthca_cleanup_srq_table(mdev);
|
|
mthca_cleanup_cq_table(mdev);
|
|
mthca_cmd_use_polling(mdev);
|
|
mthca_cleanup_eq_table(mdev);
|
|
|
|
mthca_pd_free(mdev, &mdev->driver_pd);
|
|
|
|
mthca_cleanup_mr_table(mdev);
|
|
mthca_cleanup_pd_table(mdev);
|
|
mthca_cleanup_uar_table(mdev);
|
|
|
|
err_close:
|
|
if (mdev->mthca_flags & MTHCA_FLAG_MSI_X)
|
|
pci_disable_msix(pdev);
|
|
|
|
mthca_close_hca(mdev);
|
|
|
|
err_cmd:
|
|
mthca_cmd_cleanup(mdev);
|
|
|
|
err_free_dev:
|
|
ib_dealloc_device(&mdev->ib_dev);
|
|
|
|
err_free_res:
|
|
pci_release_regions(pdev);
|
|
|
|
err_disable_pdev:
|
|
pci_disable_device(pdev);
|
|
pci_set_drvdata(pdev, NULL);
|
|
return err;
|
|
}
|
|
|
|
static void __mthca_remove_one(struct pci_dev *pdev)
|
|
{
|
|
struct mthca_dev *mdev = pci_get_drvdata(pdev);
|
|
int p;
|
|
|
|
if (mdev) {
|
|
mthca_free_agents(mdev);
|
|
mthca_unregister_device(mdev);
|
|
|
|
for (p = 1; p <= mdev->limits.num_ports; ++p)
|
|
mthca_CLOSE_IB(mdev, p);
|
|
|
|
mthca_cleanup_mcg_table(mdev);
|
|
mthca_cleanup_av_table(mdev);
|
|
mthca_cleanup_qp_table(mdev);
|
|
mthca_cleanup_srq_table(mdev);
|
|
mthca_cleanup_cq_table(mdev);
|
|
mthca_cmd_use_polling(mdev);
|
|
mthca_cleanup_eq_table(mdev);
|
|
|
|
mthca_pd_free(mdev, &mdev->driver_pd);
|
|
|
|
mthca_cleanup_mr_table(mdev);
|
|
mthca_cleanup_pd_table(mdev);
|
|
|
|
iounmap(mdev->kar);
|
|
mthca_uar_free(mdev, &mdev->driver_uar);
|
|
mthca_cleanup_uar_table(mdev);
|
|
mthca_close_hca(mdev);
|
|
mthca_cmd_cleanup(mdev);
|
|
|
|
if (mdev->mthca_flags & MTHCA_FLAG_MSI_X)
|
|
pci_disable_msix(pdev);
|
|
|
|
ib_dealloc_device(&mdev->ib_dev);
|
|
pci_release_regions(pdev);
|
|
pci_disable_device(pdev);
|
|
pci_set_drvdata(pdev, NULL);
|
|
}
|
|
}
|
|
|
|
int __mthca_restart_one(struct pci_dev *pdev)
|
|
{
|
|
struct mthca_dev *mdev;
|
|
int hca_type;
|
|
|
|
mdev = pci_get_drvdata(pdev);
|
|
if (!mdev)
|
|
return -ENODEV;
|
|
hca_type = mdev->hca_type;
|
|
__mthca_remove_one(pdev);
|
|
return __mthca_init_one(pdev, hca_type);
|
|
}
|
|
|
|
static int mthca_init_one(struct pci_dev *pdev, const struct pci_device_id *id)
|
|
{
|
|
int ret;
|
|
|
|
mutex_lock(&mthca_device_mutex);
|
|
|
|
printk_once(KERN_INFO "%s", mthca_version);
|
|
|
|
if (id->driver_data >= ARRAY_SIZE(mthca_hca_table)) {
|
|
printk(KERN_ERR PFX "%s has invalid driver data %lx\n",
|
|
pci_name(pdev), id->driver_data);
|
|
mutex_unlock(&mthca_device_mutex);
|
|
return -ENODEV;
|
|
}
|
|
|
|
ret = __mthca_init_one(pdev, id->driver_data);
|
|
|
|
mutex_unlock(&mthca_device_mutex);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static void mthca_remove_one(struct pci_dev *pdev)
|
|
{
|
|
mutex_lock(&mthca_device_mutex);
|
|
__mthca_remove_one(pdev);
|
|
mutex_unlock(&mthca_device_mutex);
|
|
}
|
|
|
|
static struct pci_device_id mthca_pci_table[] = {
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_TAVOR),
|
|
.driver_data = TAVOR },
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_TAVOR),
|
|
.driver_data = TAVOR },
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_ARBEL_COMPAT),
|
|
.driver_data = ARBEL_COMPAT },
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_ARBEL_COMPAT),
|
|
.driver_data = ARBEL_COMPAT },
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_ARBEL),
|
|
.driver_data = ARBEL_NATIVE },
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_ARBEL),
|
|
.driver_data = ARBEL_NATIVE },
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_SINAI),
|
|
.driver_data = SINAI },
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_SINAI),
|
|
.driver_data = SINAI },
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_SINAI_OLD),
|
|
.driver_data = SINAI },
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_SINAI_OLD),
|
|
.driver_data = SINAI },
|
|
{ 0, }
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(pci, mthca_pci_table);
|
|
|
|
static struct pci_driver mthca_driver = {
|
|
.name = DRV_NAME,
|
|
.id_table = mthca_pci_table,
|
|
.probe = mthca_init_one,
|
|
.remove = mthca_remove_one,
|
|
};
|
|
|
|
static void __init __mthca_check_profile_val(const char *name, int *pval,
|
|
int pval_default)
|
|
{
|
|
/* value must be positive and power of 2 */
|
|
int old_pval = *pval;
|
|
|
|
if (old_pval <= 0)
|
|
*pval = pval_default;
|
|
else
|
|
*pval = roundup_pow_of_two(old_pval);
|
|
|
|
if (old_pval != *pval) {
|
|
printk(KERN_WARNING PFX "Invalid value %d for %s in module parameter.\n",
|
|
old_pval, name);
|
|
printk(KERN_WARNING PFX "Corrected %s to %d.\n", name, *pval);
|
|
}
|
|
}
|
|
|
|
#define mthca_check_profile_val(name, default) \
|
|
__mthca_check_profile_val(#name, &hca_profile.name, default)
|
|
|
|
static void __init mthca_validate_profile(void)
|
|
{
|
|
mthca_check_profile_val(num_qp, MTHCA_DEFAULT_NUM_QP);
|
|
mthca_check_profile_val(rdb_per_qp, MTHCA_DEFAULT_RDB_PER_QP);
|
|
mthca_check_profile_val(num_cq, MTHCA_DEFAULT_NUM_CQ);
|
|
mthca_check_profile_val(num_mcg, MTHCA_DEFAULT_NUM_MCG);
|
|
mthca_check_profile_val(num_mpt, MTHCA_DEFAULT_NUM_MPT);
|
|
mthca_check_profile_val(num_mtt, MTHCA_DEFAULT_NUM_MTT);
|
|
mthca_check_profile_val(num_udav, MTHCA_DEFAULT_NUM_UDAV);
|
|
mthca_check_profile_val(fmr_reserved_mtts, MTHCA_DEFAULT_NUM_RESERVED_MTTS);
|
|
|
|
if (hca_profile.fmr_reserved_mtts >= hca_profile.num_mtt) {
|
|
printk(KERN_WARNING PFX "Invalid fmr_reserved_mtts module parameter %d.\n",
|
|
hca_profile.fmr_reserved_mtts);
|
|
printk(KERN_WARNING PFX "(Must be smaller than num_mtt %d)\n",
|
|
hca_profile.num_mtt);
|
|
hca_profile.fmr_reserved_mtts = hca_profile.num_mtt / 2;
|
|
printk(KERN_WARNING PFX "Corrected fmr_reserved_mtts to %d.\n",
|
|
hca_profile.fmr_reserved_mtts);
|
|
}
|
|
|
|
if ((log_mtts_per_seg < 1) || (log_mtts_per_seg > 5)) {
|
|
printk(KERN_WARNING PFX "bad log_mtts_per_seg (%d). Using default - %d\n",
|
|
log_mtts_per_seg, ilog2(MTHCA_MTT_SEG_SIZE / 8));
|
|
log_mtts_per_seg = ilog2(MTHCA_MTT_SEG_SIZE / 8);
|
|
}
|
|
}
|
|
|
|
static int __init mthca_init(void)
|
|
{
|
|
int ret;
|
|
|
|
mthca_validate_profile();
|
|
|
|
ret = mthca_catas_init();
|
|
if (ret)
|
|
return ret;
|
|
|
|
ret = pci_register_driver(&mthca_driver);
|
|
if (ret < 0) {
|
|
mthca_catas_cleanup();
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void __exit mthca_cleanup(void)
|
|
{
|
|
pci_unregister_driver(&mthca_driver);
|
|
mthca_catas_cleanup();
|
|
}
|
|
|
|
module_init(mthca_init);
|
|
module_exit(mthca_cleanup);
|