mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-01-15 05:26:11 +07:00
e1b2743d70
Now have pixel clock PLL driver and we can change pixel clock rate so we don't need to enforce one exact video mode. Moreover enforcing video mode is harmful in case of we enforce mode which isn't supported by the monitor we are using. Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com> Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
23 lines
507 B
Plaintext
23 lines
507 B
Plaintext
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (C) 2014-15 Synopsys, Inc. (www.synopsys.com)
|
|
*/
|
|
|
|
/*
|
|
* Device Tree for AXS103 SDP with AXS10X Main Board and
|
|
* AXC003 FPGA Card (with SMP bitfile)
|
|
*/
|
|
/dts-v1/;
|
|
|
|
/include/ "axc003_idu.dtsi"
|
|
/include/ "axs10x_mb.dtsi"
|
|
|
|
/ {
|
|
model = "snps,axs103-smp";
|
|
compatible = "snps,axs103", "snps,arc-sdp";
|
|
|
|
chosen {
|
|
bootargs = "earlycon=uart8250,mmio32,0xe0022000,115200n8 console=tty0 console=ttyS3,115200n8 print-fatal-signals=1 consoleblank=0";
|
|
};
|
|
};
|