mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
10b1f23144
The global timer is present on the Cortex A5. Add a compatibility string to the DT binding to allow a Cortex A5 global timer. Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Matthew Leach <matthew.leach@arm.com> Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org>
28 lines
711 B
Plaintext
28 lines
711 B
Plaintext
|
|
* ARM Global Timer
|
|
Cortex-A9 are often associated with a per-core Global timer.
|
|
|
|
** Timer node required properties:
|
|
|
|
- compatible : should contain
|
|
* "arm,cortex-a5-global-timer" for Cortex-A5 global timers.
|
|
* "arm,cortex-a9-global-timer" for Cortex-A9 global
|
|
timers or any compatible implementation. Note: driver
|
|
supports versions r2p0 and above.
|
|
|
|
- interrupts : One interrupt to each core
|
|
|
|
- reg : Specify the base address and the size of the GT timer
|
|
register window.
|
|
|
|
- clocks : Should be phandle to a clock.
|
|
|
|
Example:
|
|
|
|
timer@2c000600 {
|
|
compatible = "arm,cortex-a9-global-timer";
|
|
reg = <0x2c000600 0x20>;
|
|
interrupts = <1 13 0xf01>;
|
|
clocks = <&arm_periph_clk>;
|
|
};
|