mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-25 18:00:59 +07:00
9a8fd55899
The attached patches provides part 6 of an architecture implementation for the Tensilica Xtensa CPU series. Signed-off-by: Chris Zankel <chris@zankel.net> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
38 lines
842 B
C
38 lines
842 B
C
/*
|
|
* include/asm-xtensa/ipcbuf.h
|
|
*
|
|
* The ipc64_perm structure for the Xtensa architecture.
|
|
* Note extra padding because this structure is passed back and forth
|
|
* between kernel and user space.
|
|
*
|
|
* Copyright (C) 2001 - 2005 Tensilica Inc.
|
|
*/
|
|
|
|
#ifndef _XTENSA_IPCBUF_H
|
|
#define _XTENSA_IPCBUF_H
|
|
|
|
/*
|
|
* Pad space is left for:
|
|
* - 32-bit mode_t and seq
|
|
* - 2 miscellaneous 32-bit values
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General
|
|
* Public License. See the file "COPYING" in the main directory of
|
|
* this archive for more details.
|
|
*/
|
|
|
|
struct ipc64_perm
|
|
{
|
|
__kernel_key_t key;
|
|
__kernel_uid32_t uid;
|
|
__kernel_gid32_t gid;
|
|
__kernel_uid32_t cuid;
|
|
__kernel_gid32_t cgid;
|
|
__kernel_mode_t mode;
|
|
unsigned long seq;
|
|
unsigned long __unused1;
|
|
unsigned long __unused2;
|
|
};
|
|
|
|
#endif /* _XTENSA_IPCBUF_H */
|