mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
324429d741
The Chelsio's Crypto Hardware can perform the following operations: SHA1, SHA224, SHA256, SHA384 and SHA512, HMAC(SHA1), HMAC(SHA224), HMAC(SHA256), HMAC(SHA384), HAMC(SHA512), AES-128-CBC, AES-192-CBC, AES-256-CBC, AES-128-XTS, AES-256-XTS This patch implements the driver for above mentioned features. This driver is an Upper Layer Driver which is attached to Chelsio's LLD (cxgb4) and uses the queue allocated by the LLD for sending the crypto requests to the Hardware and receiving the responses from it. The crypto operations can be performed by Chelsio's hardware from the userspace applications and/or from within the kernel space using the kernel's crypto API. The above mentioned crypto features have been tested using kernel's tests mentioned in testmgr.h. They also have been tested from user space using libkcapi and Openssl. Signed-off-by: Atul Gupta <atul.gupta@chelsio.com> Signed-off-by: Hariprasad Shenai <hariprasad@chelsio.com> Acked-by: Herbert Xu <herbert@gondor.apana.org.au> Signed-off-by: David S. Miller <davem@davemloft.net>
204 lines
5.9 KiB
C
204 lines
5.9 KiB
C
/*
|
|
* This file is part of the Chelsio T6 Crypto driver for Linux.
|
|
*
|
|
* Copyright (c) 2003-2016 Chelsio Communications, Inc. All rights reserved.
|
|
*
|
|
* This software is available to you under a choice of one of two
|
|
* licenses. You may choose to be licensed under the terms of the GNU
|
|
* General Public License (GPL) Version 2, available from the file
|
|
* COPYING in the main directory of this source tree, or the
|
|
* OpenIB.org BSD license below:
|
|
*
|
|
* Redistribution and use in source and binary forms, with or
|
|
* without modification, are permitted provided that the following
|
|
* conditions are met:
|
|
*
|
|
* - Redistributions of source code must retain the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer.
|
|
*
|
|
* - Redistributions in binary form must reproduce the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer in the documentation and/or other materials
|
|
* provided with the distribution.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
|
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
|
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
|
* SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
#ifndef __CHCR_CRYPTO_H__
|
|
#define __CHCR_CRYPTO_H__
|
|
|
|
/* Define following if h/w is not dropping the AAD and IV data before
|
|
* giving the processed data
|
|
*/
|
|
|
|
#define CHCR_CRA_PRIORITY 300
|
|
|
|
#define CHCR_AES_MAX_KEY_LEN (2 * (AES_MAX_KEY_SIZE)) /* consider xts */
|
|
#define CHCR_MAX_CRYPTO_IV_LEN 16 /* AES IV len */
|
|
|
|
#define CHCR_MAX_AUTHENC_AES_KEY_LEN 32 /* max aes key length*/
|
|
#define CHCR_MAX_AUTHENC_SHA_KEY_LEN 128 /* max sha key length*/
|
|
|
|
#define CHCR_GIVENCRYPT_OP 2
|
|
/* CPL/SCMD parameters */
|
|
|
|
#define CHCR_ENCRYPT_OP 0
|
|
#define CHCR_DECRYPT_OP 1
|
|
|
|
#define CHCR_SCMD_SEQ_NO_CTRL_32BIT 1
|
|
#define CHCR_SCMD_SEQ_NO_CTRL_48BIT 2
|
|
#define CHCR_SCMD_SEQ_NO_CTRL_64BIT 3
|
|
|
|
#define CHCR_SCMD_PROTO_VERSION_GENERIC 4
|
|
|
|
#define CHCR_SCMD_AUTH_CTRL_AUTH_CIPHER 0
|
|
#define CHCR_SCMD_AUTH_CTRL_CIPHER_AUTH 1
|
|
|
|
#define CHCR_SCMD_CIPHER_MODE_NOP 0
|
|
#define CHCR_SCMD_CIPHER_MODE_AES_CBC 1
|
|
#define CHCR_SCMD_CIPHER_MODE_GENERIC_AES 4
|
|
#define CHCR_SCMD_CIPHER_MODE_AES_XTS 6
|
|
|
|
#define CHCR_SCMD_AUTH_MODE_NOP 0
|
|
#define CHCR_SCMD_AUTH_MODE_SHA1 1
|
|
#define CHCR_SCMD_AUTH_MODE_SHA224 2
|
|
#define CHCR_SCMD_AUTH_MODE_SHA256 3
|
|
#define CHCR_SCMD_AUTH_MODE_SHA512_224 5
|
|
#define CHCR_SCMD_AUTH_MODE_SHA512_256 6
|
|
#define CHCR_SCMD_AUTH_MODE_SHA512_384 7
|
|
#define CHCR_SCMD_AUTH_MODE_SHA512_512 8
|
|
|
|
#define CHCR_SCMD_HMAC_CTRL_NOP 0
|
|
#define CHCR_SCMD_HMAC_CTRL_NO_TRUNC 1
|
|
|
|
#define CHCR_SCMD_IVGEN_CTRL_HW 0
|
|
#define CHCR_SCMD_IVGEN_CTRL_SW 1
|
|
/* This are not really mac key size. They are intermediate values
|
|
* of sha engine and its size
|
|
*/
|
|
#define CHCR_KEYCTX_MAC_KEY_SIZE_128 0
|
|
#define CHCR_KEYCTX_MAC_KEY_SIZE_160 1
|
|
#define CHCR_KEYCTX_MAC_KEY_SIZE_192 2
|
|
#define CHCR_KEYCTX_MAC_KEY_SIZE_256 3
|
|
#define CHCR_KEYCTX_MAC_KEY_SIZE_512 4
|
|
#define CHCR_KEYCTX_CIPHER_KEY_SIZE_128 0
|
|
#define CHCR_KEYCTX_CIPHER_KEY_SIZE_192 1
|
|
#define CHCR_KEYCTX_CIPHER_KEY_SIZE_256 2
|
|
#define CHCR_KEYCTX_NO_KEY 15
|
|
|
|
#define CHCR_CPL_FW4_PLD_IV_OFFSET (5 * 64) /* bytes. flt #5 and #6 */
|
|
#define CHCR_CPL_FW4_PLD_HASH_RESULT_OFFSET (7 * 64) /* bytes. flt #7 */
|
|
#define CHCR_CPL_FW4_PLD_DATA_SIZE (4 * 64) /* bytes. flt #4 to #7 */
|
|
|
|
#define KEY_CONTEXT_HDR_SALT_AND_PAD 16
|
|
#define flits_to_bytes(x) (x * 8)
|
|
|
|
#define IV_NOP 0
|
|
#define IV_IMMEDIATE 1
|
|
#define IV_DSGL 2
|
|
|
|
#define CRYPTO_ALG_SUB_TYPE_MASK 0x0f000000
|
|
#define CRYPTO_ALG_SUB_TYPE_HASH_HMAC 0x01000000
|
|
#define CRYPTO_ALG_TYPE_HMAC (CRYPTO_ALG_TYPE_AHASH |\
|
|
CRYPTO_ALG_SUB_TYPE_HASH_HMAC)
|
|
|
|
#define MAX_SALT 4
|
|
#define MAX_SCRATCH_PAD_SIZE 32
|
|
|
|
#define CHCR_HASH_MAX_BLOCK_SIZE_64 64
|
|
#define CHCR_HASH_MAX_BLOCK_SIZE_128 128
|
|
|
|
/* Aligned to 128 bit boundary */
|
|
struct _key_ctx {
|
|
__be32 ctx_hdr;
|
|
u8 salt[MAX_SALT];
|
|
__be64 reserverd;
|
|
unsigned char key[0];
|
|
};
|
|
|
|
struct ablk_ctx {
|
|
u8 enc;
|
|
unsigned int processed_len;
|
|
__be32 key_ctx_hdr;
|
|
unsigned int enckey_len;
|
|
unsigned int dst_nents;
|
|
struct scatterlist iv_sg;
|
|
u8 key[CHCR_AES_MAX_KEY_LEN];
|
|
u8 iv[CHCR_MAX_CRYPTO_IV_LEN];
|
|
unsigned char ciph_mode;
|
|
};
|
|
|
|
struct hmac_ctx {
|
|
struct shash_desc *desc;
|
|
u8 ipad[CHCR_HASH_MAX_BLOCK_SIZE_128];
|
|
u8 opad[CHCR_HASH_MAX_BLOCK_SIZE_128];
|
|
};
|
|
|
|
struct __crypto_ctx {
|
|
struct hmac_ctx hmacctx[0];
|
|
struct ablk_ctx ablkctx[0];
|
|
};
|
|
|
|
struct chcr_context {
|
|
struct chcr_dev *dev;
|
|
unsigned char tx_channel_id;
|
|
struct __crypto_ctx crypto_ctx[0];
|
|
};
|
|
|
|
struct chcr_ahash_req_ctx {
|
|
u32 result;
|
|
char bfr[CHCR_HASH_MAX_BLOCK_SIZE_128];
|
|
u8 bfr_len;
|
|
/* DMA the partial hash in it */
|
|
u8 partial_hash[CHCR_HASH_MAX_DIGEST_SIZE];
|
|
u64 data_len; /* Data len till time */
|
|
void *dummy_payload_ptr;
|
|
/* SKB which is being sent to the hardware for processing */
|
|
struct sk_buff *skb;
|
|
};
|
|
|
|
struct chcr_blkcipher_req_ctx {
|
|
struct sk_buff *skb;
|
|
};
|
|
|
|
struct chcr_alg_template {
|
|
u32 type;
|
|
u32 is_registered;
|
|
union {
|
|
struct crypto_alg crypto;
|
|
struct ahash_alg hash;
|
|
} alg;
|
|
};
|
|
|
|
struct chcr_req_ctx {
|
|
union {
|
|
struct ahash_request *ahash_req;
|
|
struct ablkcipher_request *ablk_req;
|
|
} req;
|
|
union {
|
|
struct chcr_ahash_req_ctx *ahash_ctx;
|
|
struct chcr_blkcipher_req_ctx *ablk_ctx;
|
|
} ctx;
|
|
};
|
|
|
|
struct sge_opaque_hdr {
|
|
void *dev;
|
|
dma_addr_t addr[MAX_SKB_FRAGS + 1];
|
|
};
|
|
|
|
typedef struct sk_buff *(*create_wr_t)(struct crypto_async_request *req,
|
|
struct chcr_context *ctx,
|
|
unsigned short qid,
|
|
unsigned short op_type);
|
|
|
|
#endif /* __CHCR_CRYPTO_H__ */
|