mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-20 01:58:40 +07:00
8563b1e8ef
The moves a couple of functions programming the gamma LUT and CSC
units into their own file.
On generations prior to Haswell there is only a gamma LUT. From
haswell on there is also a new enhanced color correction unit that
isn't used yet. This is why we need to set the GAMMA_MODE register,
either we're using the legacy 8bits LUT or enhanced LUTs (of 10 or
12bits).
The CSC unit is only available from Haswell on.
We also need to make a special case for CherryView which is recognized
as a gen 8 but doesn't have the same enhanced color correction unit
from Haswell on.
v2: Fix access to GAMMA_MODE register on older generations than
Haswell (from Matt Roper's comments)
Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Reviewed-by: Matt Roper <matthew.d.roper@intel.com>
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/1458125837-2576-2-git-send-email-lionel.g.landwerlin@intel.com
105 lines
2.2 KiB
Makefile
105 lines
2.2 KiB
Makefile
#
|
|
# Makefile for the drm device driver. This driver provides support for the
|
|
# Direct Rendering Infrastructure (DRI) in XFree86 4.1.0 and higher.
|
|
|
|
# Please keep these build lists sorted!
|
|
|
|
# core driver code
|
|
i915-y := i915_drv.o \
|
|
i915_irq.o \
|
|
i915_params.o \
|
|
i915_suspend.o \
|
|
i915_sysfs.o \
|
|
intel_csr.o \
|
|
intel_pm.o \
|
|
intel_runtime_pm.o
|
|
|
|
i915-$(CONFIG_COMPAT) += i915_ioc32.o
|
|
i915-$(CONFIG_DEBUG_FS) += i915_debugfs.o
|
|
|
|
# GEM code
|
|
i915-y += i915_cmd_parser.o \
|
|
i915_gem_batch_pool.o \
|
|
i915_gem_context.o \
|
|
i915_gem_debug.o \
|
|
i915_gem_dmabuf.o \
|
|
i915_gem_evict.o \
|
|
i915_gem_execbuffer.o \
|
|
i915_gem_fence.o \
|
|
i915_gem_gtt.o \
|
|
i915_gem.o \
|
|
i915_gem_render_state.o \
|
|
i915_gem_shrinker.o \
|
|
i915_gem_stolen.o \
|
|
i915_gem_tiling.o \
|
|
i915_gem_userptr.o \
|
|
i915_gpu_error.o \
|
|
i915_trace_points.o \
|
|
intel_lrc.o \
|
|
intel_mocs.o \
|
|
intel_ringbuffer.o \
|
|
intel_uncore.o
|
|
|
|
# general-purpose microcontroller (GuC) support
|
|
i915-y += intel_guc_loader.o \
|
|
i915_guc_submission.o
|
|
|
|
# autogenerated null render state
|
|
i915-y += intel_renderstate_gen6.o \
|
|
intel_renderstate_gen7.o \
|
|
intel_renderstate_gen8.o \
|
|
intel_renderstate_gen9.o
|
|
|
|
# modesetting core code
|
|
i915-y += intel_audio.o \
|
|
intel_atomic.o \
|
|
intel_atomic_plane.o \
|
|
intel_bios.o \
|
|
intel_color.o \
|
|
intel_display.o \
|
|
intel_dpll_mgr.o \
|
|
intel_fbc.o \
|
|
intel_fifo_underrun.o \
|
|
intel_frontbuffer.o \
|
|
intel_hotplug.o \
|
|
intel_modes.o \
|
|
intel_overlay.o \
|
|
intel_psr.o \
|
|
intel_sideband.o \
|
|
intel_sprite.o
|
|
i915-$(CONFIG_ACPI) += intel_acpi.o intel_opregion.o
|
|
i915-$(CONFIG_DRM_FBDEV_EMULATION) += intel_fbdev.o
|
|
|
|
# modesetting output/encoder code
|
|
i915-y += dvo_ch7017.o \
|
|
dvo_ch7xxx.o \
|
|
dvo_ivch.o \
|
|
dvo_ns2501.o \
|
|
dvo_sil164.o \
|
|
dvo_tfp410.o \
|
|
intel_crt.o \
|
|
intel_ddi.o \
|
|
intel_dp_link_training.o \
|
|
intel_dp_mst.o \
|
|
intel_dp.o \
|
|
intel_dsi.o \
|
|
intel_dsi_panel_vbt.o \
|
|
intel_dsi_pll.o \
|
|
intel_dvo.o \
|
|
intel_hdmi.o \
|
|
intel_i2c.o \
|
|
intel_lvds.o \
|
|
intel_panel.o \
|
|
intel_sdvo.o \
|
|
intel_tv.o
|
|
|
|
# virtual gpu code
|
|
i915-y += i915_vgpu.o
|
|
|
|
# legacy horrors
|
|
i915-y += i915_dma.o
|
|
|
|
obj-$(CONFIG_DRM_I915) += i915.o
|
|
|
|
CFLAGS_i915_trace_points.o := -I$(src)
|