mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-16 02:46:49 +07:00
9d56dd3b08
The old ctrl in/out routines are non-portable and unsuitable for cross-platform use. While drivers/sh has already been sanitized, there is still quite a lot of code that is not. This converts the arch/sh/ bits over, which permits us to flag the routines as deprecated whilst still building with -Werror for the architecture code, and to ensure that future users are not added. Signed-off-by: Paul Mundt <lethal@linux-sh.org>
76 lines
1.7 KiB
C
76 lines
1.7 KiB
C
/*
|
|
* arch/sh/kernel/cpu/sh2/clock-sh7619.c
|
|
*
|
|
* SH7619 support for the clock framework
|
|
*
|
|
* Copyright (C) 2006 Yoshinori Sato
|
|
*
|
|
* Based on clock-sh4.c
|
|
* Copyright (C) 2005 Paul Mundt
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
#include <linux/init.h>
|
|
#include <linux/kernel.h>
|
|
#include <asm/clock.h>
|
|
#include <asm/freq.h>
|
|
#include <asm/io.h>
|
|
|
|
static const int pll1rate[] = {1,2};
|
|
static const int pfc_divisors[] = {1,2,0,4};
|
|
|
|
#if (CONFIG_SH_CLK_MD == 1) || (CONFIG_SH_CLK_MD == 2)
|
|
#define PLL2 (4)
|
|
#elif (CONFIG_SH_CLK_MD == 5) || (CONFIG_SH_CLK_MD == 6)
|
|
#define PLL2 (2)
|
|
#else
|
|
#error "Illigal Clock Mode!"
|
|
#endif
|
|
|
|
static void master_clk_init(struct clk *clk)
|
|
{
|
|
clk->rate *= PLL2 * pll1rate[(__raw_readw(FREQCR) >> 8) & 7];
|
|
}
|
|
|
|
static struct clk_ops sh7619_master_clk_ops = {
|
|
.init = master_clk_init,
|
|
};
|
|
|
|
static unsigned long module_clk_recalc(struct clk *clk)
|
|
{
|
|
int idx = (__raw_readw(FREQCR) & 0x0007);
|
|
return clk->parent->rate / pfc_divisors[idx];
|
|
}
|
|
|
|
static struct clk_ops sh7619_module_clk_ops = {
|
|
.recalc = module_clk_recalc,
|
|
};
|
|
|
|
static unsigned long bus_clk_recalc(struct clk *clk)
|
|
{
|
|
return clk->parent->rate / pll1rate[(__raw_readw(FREQCR) >> 8) & 7];
|
|
}
|
|
|
|
static struct clk_ops sh7619_bus_clk_ops = {
|
|
.recalc = bus_clk_recalc,
|
|
};
|
|
|
|
static struct clk_ops sh7619_cpu_clk_ops = {
|
|
.recalc = followparent_recalc,
|
|
};
|
|
|
|
static struct clk_ops *sh7619_clk_ops[] = {
|
|
&sh7619_master_clk_ops,
|
|
&sh7619_module_clk_ops,
|
|
&sh7619_bus_clk_ops,
|
|
&sh7619_cpu_clk_ops,
|
|
};
|
|
|
|
void __init arch_init_clk_ops(struct clk_ops **ops, int idx)
|
|
{
|
|
if (idx < ARRAY_SIZE(sh7619_clk_ops))
|
|
*ops = sh7619_clk_ops[idx];
|
|
}
|