mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-05 08:16:49 +07:00
b1b243afac
The per ring counters are implemented in SW. Now moving to have the total counters as the sum of all rings. This way the numbers will always be consistent and we no longer depend on HW buffer size limitations for those counters that can be insufficient in some cases. Signed-off-by: Yevgeny Petrilin <yevgenyp@mellanox.co.il> Signed-off-by: David S. Miller <davem@davemloft.net>
243 lines
8.1 KiB
C
243 lines
8.1 KiB
C
/*
|
|
* Copyright (c) 2007 Mellanox Technologies. All rights reserved.
|
|
*
|
|
* This software is available to you under a choice of one of two
|
|
* licenses. You may choose to be licensed under the terms of the GNU
|
|
* General Public License (GPL) Version 2, available from the file
|
|
* COPYING in the main directory of this source tree, or the
|
|
* OpenIB.org BSD license below:
|
|
*
|
|
* Redistribution and use in source and binary forms, with or
|
|
* without modification, are permitted provided that the following
|
|
* conditions are met:
|
|
*
|
|
* - Redistributions of source code must retain the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer.
|
|
*
|
|
* - Redistributions in binary form must reproduce the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer in the documentation and/or other materials
|
|
* provided with the distribution.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
|
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
|
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
|
* SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
|
|
#include <linux/if_vlan.h>
|
|
|
|
#include <linux/mlx4/device.h>
|
|
#include <linux/mlx4/cmd.h>
|
|
|
|
#include "en_port.h"
|
|
#include "mlx4_en.h"
|
|
|
|
|
|
int mlx4_SET_MCAST_FLTR(struct mlx4_dev *dev, u8 port,
|
|
u64 mac, u64 clear, u8 mode)
|
|
{
|
|
return mlx4_cmd(dev, (mac | (clear << 63)), port, mode,
|
|
MLX4_CMD_SET_MCAST_FLTR, MLX4_CMD_TIME_CLASS_B);
|
|
}
|
|
|
|
int mlx4_SET_VLAN_FLTR(struct mlx4_dev *dev, u8 port, struct vlan_group *grp)
|
|
{
|
|
struct mlx4_cmd_mailbox *mailbox;
|
|
struct mlx4_set_vlan_fltr_mbox *filter;
|
|
int i;
|
|
int j;
|
|
int index = 0;
|
|
u32 entry;
|
|
int err = 0;
|
|
|
|
mailbox = mlx4_alloc_cmd_mailbox(dev);
|
|
if (IS_ERR(mailbox))
|
|
return PTR_ERR(mailbox);
|
|
|
|
filter = mailbox->buf;
|
|
if (grp) {
|
|
memset(filter, 0, sizeof *filter);
|
|
for (i = VLAN_FLTR_SIZE - 1; i >= 0; i--) {
|
|
entry = 0;
|
|
for (j = 0; j < 32; j++)
|
|
if (vlan_group_get_device(grp, index++))
|
|
entry |= 1 << j;
|
|
filter->entry[i] = cpu_to_be32(entry);
|
|
}
|
|
} else {
|
|
/* When no vlans are configured we block all vlans */
|
|
memset(filter, 0, sizeof(*filter));
|
|
}
|
|
err = mlx4_cmd(dev, mailbox->dma, port, 0, MLX4_CMD_SET_VLAN_FLTR,
|
|
MLX4_CMD_TIME_CLASS_B);
|
|
mlx4_free_cmd_mailbox(dev, mailbox);
|
|
return err;
|
|
}
|
|
|
|
|
|
int mlx4_SET_PORT_general(struct mlx4_dev *dev, u8 port, int mtu,
|
|
u8 pptx, u8 pfctx, u8 pprx, u8 pfcrx)
|
|
{
|
|
struct mlx4_cmd_mailbox *mailbox;
|
|
struct mlx4_set_port_general_context *context;
|
|
int err;
|
|
u32 in_mod;
|
|
|
|
mailbox = mlx4_alloc_cmd_mailbox(dev);
|
|
if (IS_ERR(mailbox))
|
|
return PTR_ERR(mailbox);
|
|
context = mailbox->buf;
|
|
memset(context, 0, sizeof *context);
|
|
|
|
context->flags = SET_PORT_GEN_ALL_VALID;
|
|
context->mtu = cpu_to_be16(mtu);
|
|
context->pptx = (pptx * (!pfctx)) << 7;
|
|
context->pfctx = pfctx;
|
|
context->pprx = (pprx * (!pfcrx)) << 7;
|
|
context->pfcrx = pfcrx;
|
|
|
|
in_mod = MLX4_SET_PORT_GENERAL << 8 | port;
|
|
err = mlx4_cmd(dev, mailbox->dma, in_mod, 1, MLX4_CMD_SET_PORT,
|
|
MLX4_CMD_TIME_CLASS_B);
|
|
|
|
mlx4_free_cmd_mailbox(dev, mailbox);
|
|
return err;
|
|
}
|
|
|
|
int mlx4_SET_PORT_qpn_calc(struct mlx4_dev *dev, u8 port, u32 base_qpn,
|
|
u8 promisc)
|
|
{
|
|
struct mlx4_cmd_mailbox *mailbox;
|
|
struct mlx4_set_port_rqp_calc_context *context;
|
|
int err;
|
|
u32 in_mod;
|
|
|
|
mailbox = mlx4_alloc_cmd_mailbox(dev);
|
|
if (IS_ERR(mailbox))
|
|
return PTR_ERR(mailbox);
|
|
context = mailbox->buf;
|
|
memset(context, 0, sizeof *context);
|
|
|
|
context->base_qpn = cpu_to_be32(base_qpn);
|
|
context->promisc = cpu_to_be32(promisc << SET_PORT_PROMISC_SHIFT | base_qpn);
|
|
context->mcast = cpu_to_be32(1 << SET_PORT_PROMISC_SHIFT | base_qpn);
|
|
context->intra_no_vlan = 0;
|
|
context->no_vlan = MLX4_NO_VLAN_IDX;
|
|
context->intra_vlan_miss = 0;
|
|
context->vlan_miss = MLX4_VLAN_MISS_IDX;
|
|
|
|
in_mod = MLX4_SET_PORT_RQP_CALC << 8 | port;
|
|
err = mlx4_cmd(dev, mailbox->dma, in_mod, 1, MLX4_CMD_SET_PORT,
|
|
MLX4_CMD_TIME_CLASS_B);
|
|
|
|
mlx4_free_cmd_mailbox(dev, mailbox);
|
|
return err;
|
|
}
|
|
|
|
|
|
int mlx4_en_DUMP_ETH_STATS(struct mlx4_en_dev *mdev, u8 port, u8 reset)
|
|
{
|
|
struct mlx4_en_stat_out_mbox *mlx4_en_stats;
|
|
struct mlx4_en_priv *priv = netdev_priv(mdev->pndev[port]);
|
|
struct net_device_stats *stats = &priv->stats;
|
|
struct mlx4_cmd_mailbox *mailbox;
|
|
u64 in_mod = reset << 8 | port;
|
|
int err;
|
|
int i;
|
|
|
|
mailbox = mlx4_alloc_cmd_mailbox(mdev->dev);
|
|
if (IS_ERR(mailbox))
|
|
return PTR_ERR(mailbox);
|
|
memset(mailbox->buf, 0, sizeof(*mlx4_en_stats));
|
|
err = mlx4_cmd_box(mdev->dev, 0, mailbox->dma, in_mod, 0,
|
|
MLX4_CMD_DUMP_ETH_STATS, MLX4_CMD_TIME_CLASS_B);
|
|
if (err)
|
|
goto out;
|
|
|
|
mlx4_en_stats = mailbox->buf;
|
|
|
|
spin_lock_bh(&priv->stats_lock);
|
|
|
|
stats->rx_packets = 0;
|
|
stats->rx_bytes = 0;
|
|
for (i = 0; i < priv->rx_ring_num; i++) {
|
|
stats->rx_packets += priv->rx_ring[i].packets;
|
|
stats->rx_bytes += priv->rx_ring[i].bytes;
|
|
}
|
|
stats->tx_packets = 0;
|
|
stats->tx_bytes = 0;
|
|
for (i = 0; i <= priv->tx_ring_num; i++) {
|
|
stats->tx_packets += priv->tx_ring[i].packets;
|
|
stats->tx_bytes += priv->tx_ring[i].bytes;
|
|
}
|
|
|
|
stats->rx_errors = be64_to_cpu(mlx4_en_stats->PCS) +
|
|
be32_to_cpu(mlx4_en_stats->RdropLength) +
|
|
be32_to_cpu(mlx4_en_stats->RJBBR) +
|
|
be32_to_cpu(mlx4_en_stats->RCRC) +
|
|
be32_to_cpu(mlx4_en_stats->RRUNT);
|
|
stats->tx_errors = be32_to_cpu(mlx4_en_stats->TDROP);
|
|
stats->multicast = be64_to_cpu(mlx4_en_stats->MCAST_prio_0) +
|
|
be64_to_cpu(mlx4_en_stats->MCAST_prio_1) +
|
|
be64_to_cpu(mlx4_en_stats->MCAST_prio_2) +
|
|
be64_to_cpu(mlx4_en_stats->MCAST_prio_3) +
|
|
be64_to_cpu(mlx4_en_stats->MCAST_prio_4) +
|
|
be64_to_cpu(mlx4_en_stats->MCAST_prio_5) +
|
|
be64_to_cpu(mlx4_en_stats->MCAST_prio_6) +
|
|
be64_to_cpu(mlx4_en_stats->MCAST_prio_7) +
|
|
be64_to_cpu(mlx4_en_stats->MCAST_novlan);
|
|
stats->collisions = 0;
|
|
stats->rx_length_errors = be32_to_cpu(mlx4_en_stats->RdropLength);
|
|
stats->rx_over_errors = be32_to_cpu(mlx4_en_stats->RdropOvflw);
|
|
stats->rx_crc_errors = be32_to_cpu(mlx4_en_stats->RCRC);
|
|
stats->rx_frame_errors = 0;
|
|
stats->rx_fifo_errors = be32_to_cpu(mlx4_en_stats->RdropOvflw);
|
|
stats->rx_missed_errors = be32_to_cpu(mlx4_en_stats->RdropOvflw);
|
|
stats->tx_aborted_errors = 0;
|
|
stats->tx_carrier_errors = 0;
|
|
stats->tx_fifo_errors = 0;
|
|
stats->tx_heartbeat_errors = 0;
|
|
stats->tx_window_errors = 0;
|
|
|
|
priv->pkstats.broadcast =
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_prio_0) +
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_prio_1) +
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_prio_2) +
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_prio_3) +
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_prio_4) +
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_prio_5) +
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_prio_6) +
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_prio_7) +
|
|
be64_to_cpu(mlx4_en_stats->RBCAST_novlan);
|
|
priv->pkstats.rx_prio[0] = be64_to_cpu(mlx4_en_stats->RTOT_prio_0);
|
|
priv->pkstats.rx_prio[1] = be64_to_cpu(mlx4_en_stats->RTOT_prio_1);
|
|
priv->pkstats.rx_prio[2] = be64_to_cpu(mlx4_en_stats->RTOT_prio_2);
|
|
priv->pkstats.rx_prio[3] = be64_to_cpu(mlx4_en_stats->RTOT_prio_3);
|
|
priv->pkstats.rx_prio[4] = be64_to_cpu(mlx4_en_stats->RTOT_prio_4);
|
|
priv->pkstats.rx_prio[5] = be64_to_cpu(mlx4_en_stats->RTOT_prio_5);
|
|
priv->pkstats.rx_prio[6] = be64_to_cpu(mlx4_en_stats->RTOT_prio_6);
|
|
priv->pkstats.rx_prio[7] = be64_to_cpu(mlx4_en_stats->RTOT_prio_7);
|
|
priv->pkstats.tx_prio[0] = be64_to_cpu(mlx4_en_stats->TTOT_prio_0);
|
|
priv->pkstats.tx_prio[1] = be64_to_cpu(mlx4_en_stats->TTOT_prio_1);
|
|
priv->pkstats.tx_prio[2] = be64_to_cpu(mlx4_en_stats->TTOT_prio_2);
|
|
priv->pkstats.tx_prio[3] = be64_to_cpu(mlx4_en_stats->TTOT_prio_3);
|
|
priv->pkstats.tx_prio[4] = be64_to_cpu(mlx4_en_stats->TTOT_prio_4);
|
|
priv->pkstats.tx_prio[5] = be64_to_cpu(mlx4_en_stats->TTOT_prio_5);
|
|
priv->pkstats.tx_prio[6] = be64_to_cpu(mlx4_en_stats->TTOT_prio_6);
|
|
priv->pkstats.tx_prio[7] = be64_to_cpu(mlx4_en_stats->TTOT_prio_7);
|
|
spin_unlock_bh(&priv->stats_lock);
|
|
|
|
out:
|
|
mlx4_free_cmd_mailbox(mdev->dev, mailbox);
|
|
return err;
|
|
}
|
|
|