mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-30 08:16:41 +07:00
163a036468
Add support for a new SOCFPGA board that has an Arria V FPGA along with dual ARM Cortex-A9 cores. Signed-off-by: Dinh Nguyen <dinguyen@altera.com> Cc: Pavel Machek <pavel@denx.de> Cc: Rob Herring <rob.herring@calxeda.com> Cc: Pawel Moll <pawel.moll@arm.com> Cc: Mark Rutland <mark.rutland@arm.com> Cc: Stephen Warren <swarren@wwwdotorg.org> Cc: devicetree@vger.kernel.org CC: linux-arm-kernel@lists.infradead.org
59 lines
1.2 KiB
Plaintext
59 lines
1.2 KiB
Plaintext
/*
|
|
* Copyright (C) 2013 Altera Corporation <www.altera.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
/include/ "socfpga.dtsi"
|
|
|
|
/ {
|
|
soc {
|
|
clkmgr@ffd04000 {
|
|
clocks {
|
|
osc1 {
|
|
clock-frequency = <25000000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
serial0@ffc02000 {
|
|
clock-frequency = <100000000>;
|
|
};
|
|
|
|
serial1@ffc03000 {
|
|
clock-frequency = <100000000>;
|
|
};
|
|
|
|
sysmgr@ffd08000 {
|
|
cpu1-start-addr = <0xffd080c4>;
|
|
};
|
|
|
|
timer0@ffc08000 {
|
|
clock-frequency = <100000000>;
|
|
};
|
|
|
|
timer1@ffc09000 {
|
|
clock-frequency = <100000000>;
|
|
};
|
|
|
|
timer2@ffd00000 {
|
|
clock-frequency = <25000000>;
|
|
};
|
|
|
|
timer3@ffd01000 {
|
|
clock-frequency = <25000000>;
|
|
};
|
|
};
|
|
};
|