mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
c6d1a2d007
Because certain secure hypervisor do not allow writes to individual L2C registers, but rather expect set of parameters to be passed as argument to secure monitor calls, there is a need to provide an interface for the L2C driver to ask the firmware to configure the hardware according to specified parameters. This patch adds such. Signed-off-by: Tomasz Figa <t.figa@samsung.com> Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com> Tested-by: Nishanth Menon <nm@ti.com> Acked-by: Nishanth Menon <nm@ti.com> Acked-by: Tony Lindgren <tony@atomide.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
150 lines
4.1 KiB
C
150 lines
4.1 KiB
C
/*
|
|
* arch/arm/include/asm/outercache.h
|
|
*
|
|
* Copyright (C) 2010 ARM Ltd.
|
|
* Written by Catalin Marinas <catalin.marinas@arm.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef __ASM_OUTERCACHE_H
|
|
#define __ASM_OUTERCACHE_H
|
|
|
|
#include <linux/types.h>
|
|
|
|
struct l2x0_regs;
|
|
|
|
struct outer_cache_fns {
|
|
void (*inv_range)(unsigned long, unsigned long);
|
|
void (*clean_range)(unsigned long, unsigned long);
|
|
void (*flush_range)(unsigned long, unsigned long);
|
|
void (*flush_all)(void);
|
|
void (*disable)(void);
|
|
#ifdef CONFIG_OUTER_CACHE_SYNC
|
|
void (*sync)(void);
|
|
#endif
|
|
void (*resume)(void);
|
|
|
|
/* This is an ARM L2C thing */
|
|
void (*write_sec)(unsigned long, unsigned);
|
|
void (*configure)(const struct l2x0_regs *);
|
|
};
|
|
|
|
extern struct outer_cache_fns outer_cache;
|
|
|
|
#ifdef CONFIG_OUTER_CACHE
|
|
/**
|
|
* outer_inv_range - invalidate range of outer cache lines
|
|
* @start: starting physical address, inclusive
|
|
* @end: end physical address, exclusive
|
|
*/
|
|
static inline void outer_inv_range(phys_addr_t start, phys_addr_t end)
|
|
{
|
|
if (outer_cache.inv_range)
|
|
outer_cache.inv_range(start, end);
|
|
}
|
|
|
|
/**
|
|
* outer_clean_range - clean dirty outer cache lines
|
|
* @start: starting physical address, inclusive
|
|
* @end: end physical address, exclusive
|
|
*/
|
|
static inline void outer_clean_range(phys_addr_t start, phys_addr_t end)
|
|
{
|
|
if (outer_cache.clean_range)
|
|
outer_cache.clean_range(start, end);
|
|
}
|
|
|
|
/**
|
|
* outer_flush_range - clean and invalidate outer cache lines
|
|
* @start: starting physical address, inclusive
|
|
* @end: end physical address, exclusive
|
|
*/
|
|
static inline void outer_flush_range(phys_addr_t start, phys_addr_t end)
|
|
{
|
|
if (outer_cache.flush_range)
|
|
outer_cache.flush_range(start, end);
|
|
}
|
|
|
|
/**
|
|
* outer_flush_all - clean and invalidate all cache lines in the outer cache
|
|
*
|
|
* Note: depending on implementation, this may not be atomic - it must
|
|
* only be called with interrupts disabled and no other active outer
|
|
* cache masters.
|
|
*
|
|
* It is intended that this function is only used by implementations
|
|
* needing to override the outer_cache.disable() method due to security.
|
|
* (Some implementations perform this as a clean followed by an invalidate.)
|
|
*/
|
|
static inline void outer_flush_all(void)
|
|
{
|
|
if (outer_cache.flush_all)
|
|
outer_cache.flush_all();
|
|
}
|
|
|
|
/**
|
|
* outer_disable - clean, invalidate and disable the outer cache
|
|
*
|
|
* Disable the outer cache, ensuring that any data contained in the outer
|
|
* cache is pushed out to lower levels of system memory. The note and
|
|
* conditions above concerning outer_flush_all() applies here.
|
|
*/
|
|
extern void outer_disable(void);
|
|
|
|
/**
|
|
* outer_resume - restore the cache configuration and re-enable outer cache
|
|
*
|
|
* Restore any configuration that the cache had when previously enabled,
|
|
* and re-enable the outer cache.
|
|
*/
|
|
static inline void outer_resume(void)
|
|
{
|
|
if (outer_cache.resume)
|
|
outer_cache.resume();
|
|
}
|
|
|
|
#else
|
|
|
|
static inline void outer_inv_range(phys_addr_t start, phys_addr_t end)
|
|
{ }
|
|
static inline void outer_clean_range(phys_addr_t start, phys_addr_t end)
|
|
{ }
|
|
static inline void outer_flush_range(phys_addr_t start, phys_addr_t end)
|
|
{ }
|
|
static inline void outer_flush_all(void) { }
|
|
static inline void outer_disable(void) { }
|
|
static inline void outer_resume(void) { }
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_OUTER_CACHE_SYNC
|
|
/**
|
|
* outer_sync - perform a sync point for outer cache
|
|
*
|
|
* Ensure that all outer cache operations are complete and any store
|
|
* buffers are drained.
|
|
*/
|
|
static inline void outer_sync(void)
|
|
{
|
|
if (outer_cache.sync)
|
|
outer_cache.sync();
|
|
}
|
|
#else
|
|
static inline void outer_sync(void)
|
|
{ }
|
|
#endif
|
|
|
|
#endif /* __ASM_OUTERCACHE_H */
|