mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 08:55:05 +07:00
c1f86f2fde
The Berlin clock documentation was part of the Marvell Berlin SoC documentation because the Berlin clock configuration was inside the chip controller. With the recent rework of the chip and system controller handling (now all sub-devices of the soc and system controller nodes are registred with simple-mfd, and each device has its own sub-node), the documentation of the Berlin clock driver can be moved to the generic clock documentation directory. Signed-off-by: Antoine Tenart <antoine.tenart@free-electrons.com> Acked-by: Stephen Boyd <sboyd@codeaurora.org> Signed-off-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
32 lines
986 B
Plaintext
32 lines
986 B
Plaintext
Device Tree Clock bindings for Marvell Berlin
|
|
|
|
This binding uses the common clock binding[1].
|
|
|
|
[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
|
|
Clock related registers are spread among the chip control registers. Berlin
|
|
clock node should be a sub-node of the chip controller node. Marvell Berlin2
|
|
(BG2, BG2CD, BG2Q) SoCs share the same IP for PLLs and clocks, with some
|
|
minor differences in features and register layout.
|
|
|
|
Required properties:
|
|
- compatible: must be "marvell,berlin2-clk" or "marvell,berlin2q-clk"
|
|
- #clock-cells: must be 1
|
|
- clocks: must be the input parent clock phandle
|
|
- clock-names: name of the input parent clock
|
|
Allowed clock-names for the reference clocks are
|
|
"refclk" for the SoCs oscillator input on all SoCs,
|
|
and SoC-specific input clocks for
|
|
BG2/BG2CD: "video_ext0" for the external video clock input
|
|
|
|
|
|
Example:
|
|
|
|
chip_clk: clock {
|
|
compatible = "marvell,berlin2q-clk";
|
|
|
|
#clock-cells = <1>;
|
|
clocks = <&refclk>;
|
|
clock-names = "refclk";
|
|
};
|