mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 07:55:15 +07:00
99eae48fd4
Both w25q64 and s25fl064k nor flash support QUAD and DUAL read command, hence update the same in flash_info table. This is tested on Broadcom Stingray SoC (bcm958742t). s25fl064k and w25q64 share the same JEDEC ID. The search alg will return the first hit, so s25fl064k even for the winbond parts. We should differentiate between these flashes, but it's not in the scope of this patch. Related discussion at: Link: https://lore.kernel.org/patchwork/patch/628090/ Signed-off-by: Rayagonda Kokatanur <rayagonda.kokatanur@broadcom.com> Link: https://lore.kernel.org/r/20200529071655.739-1-rayagonda.kokatanur@broadcom.com [tudor.ambarus@microchip.com: Update commit message and indicate that s25fl064k and w25q64 share the same JEDEC ID] Signed-off-by: Tudor Ambarus <tudor.ambarus@microchip.com>
130 lines
4.9 KiB
C
130 lines
4.9 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2005, Intec Automation Inc.
|
|
* Copyright (C) 2014, Freescale Semiconductor, Inc.
|
|
*/
|
|
|
|
#include <linux/mtd/spi-nor.h>
|
|
|
|
#include "core.h"
|
|
|
|
static int
|
|
s25fs_s_post_bfpt_fixups(struct spi_nor *nor,
|
|
const struct sfdp_parameter_header *bfpt_header,
|
|
const struct sfdp_bfpt *bfpt,
|
|
struct spi_nor_flash_parameter *params)
|
|
{
|
|
/*
|
|
* The S25FS-S chip family reports 512-byte pages in BFPT but
|
|
* in reality the write buffer still wraps at the safe default
|
|
* of 256 bytes. Overwrite the page size advertised by BFPT
|
|
* to get the writes working.
|
|
*/
|
|
params->page_size = 256;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct spi_nor_fixups s25fs_s_fixups = {
|
|
.post_bfpt = s25fs_s_post_bfpt_fixups,
|
|
};
|
|
|
|
static const struct flash_info spansion_parts[] = {
|
|
/* Spansion/Cypress -- single (large) sector size only, at least
|
|
* for the chips listed here (without boot sectors).
|
|
*/
|
|
{ "s25sl032p", INFO(0x010215, 0x4d00, 64 * 1024, 64,
|
|
SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
|
|
{ "s25sl064p", INFO(0x010216, 0x4d00, 64 * 1024, 128,
|
|
SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
|
|
{ "s25fl128s0", INFO6(0x012018, 0x4d0080, 256 * 1024, 64,
|
|
SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
|
USE_CLSR) },
|
|
{ "s25fl128s1", INFO6(0x012018, 0x4d0180, 64 * 1024, 256,
|
|
SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
|
USE_CLSR) },
|
|
{ "s25fl256s0", INFO6(0x010219, 0x4d0080, 256 * 1024, 128,
|
|
SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
|
USE_CLSR) },
|
|
{ "s25fl256s1", INFO6(0x010219, 0x4d0180, 64 * 1024, 512,
|
|
SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
|
USE_CLSR) },
|
|
{ "s25fl512s", INFO6(0x010220, 0x4d0080, 256 * 1024, 256,
|
|
SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
|
SPI_NOR_HAS_LOCK | USE_CLSR) },
|
|
{ "s25fs128s1", INFO6(0x012018, 0x4d0181, 64 * 1024, 256,
|
|
SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | USE_CLSR)
|
|
.fixups = &s25fs_s_fixups, },
|
|
{ "s25fs256s0", INFO6(0x010219, 0x4d0081, 256 * 1024, 128,
|
|
SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
|
USE_CLSR) },
|
|
{ "s25fs256s1", INFO6(0x010219, 0x4d0181, 64 * 1024, 512,
|
|
SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
|
USE_CLSR) },
|
|
{ "s25fs512s", INFO6(0x010220, 0x4d0081, 256 * 1024, 256,
|
|
SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | USE_CLSR)
|
|
.fixups = &s25fs_s_fixups, },
|
|
{ "s25sl12800", INFO(0x012018, 0x0300, 256 * 1024, 64, 0) },
|
|
{ "s25sl12801", INFO(0x012018, 0x0301, 64 * 1024, 256, 0) },
|
|
{ "s25fl129p0", INFO(0x012018, 0x4d00, 256 * 1024, 64,
|
|
SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
|
USE_CLSR) },
|
|
{ "s25fl129p1", INFO(0x012018, 0x4d01, 64 * 1024, 256,
|
|
SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
|
USE_CLSR) },
|
|
{ "s25sl004a", INFO(0x010212, 0, 64 * 1024, 8, 0) },
|
|
{ "s25sl008a", INFO(0x010213, 0, 64 * 1024, 16, 0) },
|
|
{ "s25sl016a", INFO(0x010214, 0, 64 * 1024, 32, 0) },
|
|
{ "s25sl032a", INFO(0x010215, 0, 64 * 1024, 64, 0) },
|
|
{ "s25sl064a", INFO(0x010216, 0, 64 * 1024, 128, 0) },
|
|
{ "s25fl004k", INFO(0xef4013, 0, 64 * 1024, 8,
|
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
|
|
{ "s25fl008k", INFO(0xef4014, 0, 64 * 1024, 16,
|
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
|
|
{ "s25fl016k", INFO(0xef4015, 0, 64 * 1024, 32,
|
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
|
|
{ "s25fl064k", INFO(0xef4017, 0, 64 * 1024, 128,
|
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
|
|
{ "s25fl116k", INFO(0x014015, 0, 64 * 1024, 32,
|
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
|
|
{ "s25fl132k", INFO(0x014016, 0, 64 * 1024, 64, SECT_4K) },
|
|
{ "s25fl164k", INFO(0x014017, 0, 64 * 1024, 128, SECT_4K) },
|
|
{ "s25fl204k", INFO(0x014013, 0, 64 * 1024, 8,
|
|
SECT_4K | SPI_NOR_DUAL_READ) },
|
|
{ "s25fl208k", INFO(0x014014, 0, 64 * 1024, 16,
|
|
SECT_4K | SPI_NOR_DUAL_READ) },
|
|
{ "s25fl064l", INFO(0x016017, 0, 64 * 1024, 128,
|
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
|
SPI_NOR_4B_OPCODES) },
|
|
{ "s25fl128l", INFO(0x016018, 0, 64 * 1024, 256,
|
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
|
SPI_NOR_4B_OPCODES) },
|
|
{ "s25fl256l", INFO(0x016019, 0, 64 * 1024, 512,
|
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
|
SPI_NOR_4B_OPCODES) },
|
|
{ "cy15x104q", INFO6(0x042cc2, 0x7f7f7f, 512 * 1024, 1,
|
|
SPI_NOR_NO_ERASE) },
|
|
};
|
|
|
|
static void spansion_post_sfdp_fixups(struct spi_nor *nor)
|
|
{
|
|
if (nor->params->size <= SZ_16M)
|
|
return;
|
|
|
|
nor->flags |= SNOR_F_4B_OPCODES;
|
|
/* No small sector erase for 4-byte command set */
|
|
nor->erase_opcode = SPINOR_OP_SE;
|
|
nor->mtd.erasesize = nor->info->sector_size;
|
|
}
|
|
|
|
static const struct spi_nor_fixups spansion_fixups = {
|
|
.post_sfdp = spansion_post_sfdp_fixups,
|
|
};
|
|
|
|
const struct spi_nor_manufacturer spi_nor_spansion = {
|
|
.name = "spansion",
|
|
.parts = spansion_parts,
|
|
.nparts = ARRAY_SIZE(spansion_parts),
|
|
.fixups = &spansion_fixups,
|
|
};
|