mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-30 06:16:46 +07:00
55954f8522
Missing aliases for uarts on vt8500, wm8505, wm8650 added. Nodes incorrectly labelled uart@.., changed to serial@... on all SoCs. Set each uarts default status = "disabled" as they generally don't exist. For each board file, we only need to enable uart0 as no other uarts are physically present on any of these boards. Signed-off-by: Tony Prisk <linux@prisktech.co.nz>
48 lines
890 B
Plaintext
48 lines
890 B
Plaintext
/*
|
|
* wm8850-w70v2.dts
|
|
* - Device tree file for Wondermedia WM8850 Tablet
|
|
* - 'W70-V2' mainboard
|
|
* - HongLianYing 'HLY070ML268-21A' 7" LCD panel
|
|
*
|
|
* Copyright (C) 2012 Tony Prisk <linux@prisktech.co.nz>
|
|
*
|
|
* Licensed under GPLv2 or later
|
|
*/
|
|
|
|
/dts-v1/;
|
|
/include/ "wm8850.dtsi"
|
|
|
|
/ {
|
|
model = "Wondermedia WM8850-W70v2 Tablet";
|
|
|
|
backlight {
|
|
compatible = "pwm-backlight";
|
|
pwms = <&pwm 0 50000 1>; /* duty inverted */
|
|
|
|
brightness-levels = <0 40 60 80 100 130 190 255>;
|
|
default-brightness-level = <5>;
|
|
};
|
|
};
|
|
|
|
&fb {
|
|
bits-per-pixel = <16>;
|
|
display-timings {
|
|
native-mode = <&timing0>;
|
|
timing0: 800x480 {
|
|
clock-frequency = <0>; /* unused but required */
|
|
hactive = <800>;
|
|
vactive = <480>;
|
|
hfront-porch = <40>;
|
|
hback-porch = <88>;
|
|
hsync-len = <0>;
|
|
vback-porch = <32>;
|
|
vfront-porch = <11>;
|
|
vsync-len = <1>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&uart0 {
|
|
status = "okay";
|
|
};
|