mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
695eea3d2c
Let's enable ti-sysc probing of child devices. So far we have only used ti-sysc to probe interconnect target modules to idle them for cases where the SoC does not have any child devices configured for the module, such as smartreflex on dra7. As we have smartreflex driver configured in the device tree for some SoCs, we need to flip things on with a single patch to prevent both omap_device and ti-sysc to probe smartreflex. So let's stop probing smartreflex with omap_device and probe it with ti-sysc by enabling passing the auxdata. Signed-off-by: Tony Lindgren <tony@atomide.com>
176 lines
4.5 KiB
C
176 lines
4.5 KiB
C
/*
|
|
* OMAP3/OMAP4 smartreflex device file
|
|
*
|
|
* Author: Thara Gopinath <thara@ti.com>
|
|
*
|
|
* Based originally on code from smartreflex.c
|
|
* Copyright (C) 2010 Texas Instruments, Inc.
|
|
* Thara Gopinath <thara@ti.com>
|
|
*
|
|
* Copyright (C) 2008 Nokia Corporation
|
|
* Kalle Jokiniemi
|
|
*
|
|
* Copyright (C) 2007 Texas Instruments, Inc.
|
|
* Lesly A M <x0080970@ti.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
#include <linux/power/smartreflex.h>
|
|
|
|
#include <linux/err.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/io.h>
|
|
|
|
#include "soc.h"
|
|
#include "omap_device.h"
|
|
#include "voltage.h"
|
|
#include "control.h"
|
|
#include "pm.h"
|
|
|
|
static bool sr_enable_on_init;
|
|
|
|
/* Read EFUSE values from control registers for OMAP3430 */
|
|
static void __init sr_set_nvalues(struct omap_volt_data *volt_data,
|
|
struct omap_sr_data *sr_data)
|
|
{
|
|
struct omap_sr_nvalue_table *nvalue_table;
|
|
int i, j, count = 0;
|
|
|
|
sr_data->nvalue_count = 0;
|
|
sr_data->nvalue_table = NULL;
|
|
|
|
while (volt_data[count].volt_nominal)
|
|
count++;
|
|
|
|
nvalue_table = kcalloc(count, sizeof(*nvalue_table), GFP_KERNEL);
|
|
if (!nvalue_table)
|
|
return;
|
|
|
|
for (i = 0, j = 0; i < count; i++) {
|
|
u32 v;
|
|
|
|
/*
|
|
* In OMAP4 the efuse registers are 24 bit aligned.
|
|
* A readl_relaxed will fail for non-32 bit aligned address
|
|
* and hence the 8-bit read and shift.
|
|
*/
|
|
if (cpu_is_omap44xx()) {
|
|
u16 offset = volt_data[i].sr_efuse_offs;
|
|
|
|
v = omap_ctrl_readb(offset) |
|
|
omap_ctrl_readb(offset + 1) << 8 |
|
|
omap_ctrl_readb(offset + 2) << 16;
|
|
} else {
|
|
v = omap_ctrl_readl(volt_data[i].sr_efuse_offs);
|
|
}
|
|
|
|
/*
|
|
* Many OMAP SoCs don't have the eFuse values set.
|
|
* For example, pretty much all OMAP3xxx before
|
|
* ES3.something.
|
|
*
|
|
* XXX There needs to be some way for board files or
|
|
* userspace to add these in.
|
|
*/
|
|
if (v == 0)
|
|
continue;
|
|
|
|
nvalue_table[j].nvalue = v;
|
|
nvalue_table[j].efuse_offs = volt_data[i].sr_efuse_offs;
|
|
nvalue_table[j].errminlimit = volt_data[i].sr_errminlimit;
|
|
nvalue_table[j].volt_nominal = volt_data[i].volt_nominal;
|
|
|
|
j++;
|
|
}
|
|
|
|
sr_data->nvalue_table = nvalue_table;
|
|
sr_data->nvalue_count = j;
|
|
}
|
|
|
|
extern struct omap_sr_data omap_sr_pdata[];
|
|
|
|
static int __init sr_dev_init(struct omap_hwmod *oh, void *user)
|
|
{
|
|
struct omap_sr_data *sr_data = NULL;
|
|
struct omap_volt_data *volt_data;
|
|
struct omap_smartreflex_dev_attr *sr_dev_attr;
|
|
static int i;
|
|
|
|
if (!strncmp(oh->name, "smartreflex_mpu_iva", 20) ||
|
|
!strncmp(oh->name, "smartreflex_mpu", 16))
|
|
sr_data = &omap_sr_pdata[OMAP_SR_MPU];
|
|
else if (!strncmp(oh->name, "smartreflex_core", 17))
|
|
sr_data = &omap_sr_pdata[OMAP_SR_CORE];
|
|
else if (!strncmp(oh->name, "smartreflex_iva", 16))
|
|
sr_data = &omap_sr_pdata[OMAP_SR_IVA];
|
|
|
|
if (!sr_data) {
|
|
pr_err("%s: Unknown instance %s\n", __func__, oh->name);
|
|
return -EINVAL;
|
|
}
|
|
|
|
sr_dev_attr = (struct omap_smartreflex_dev_attr *)oh->dev_attr;
|
|
if (!sr_dev_attr || !sr_dev_attr->sensor_voltdm_name) {
|
|
pr_err("%s: No voltage domain specified for %s. Cannot initialize\n",
|
|
__func__, oh->name);
|
|
goto exit;
|
|
}
|
|
|
|
sr_data->name = oh->name;
|
|
sr_data->ip_type = oh->class->rev;
|
|
sr_data->senn_mod = 0x1;
|
|
sr_data->senp_mod = 0x1;
|
|
|
|
if (cpu_is_omap34xx() || cpu_is_omap44xx()) {
|
|
sr_data->err_weight = OMAP3430_SR_ERRWEIGHT;
|
|
sr_data->err_maxlimit = OMAP3430_SR_ERRMAXLIMIT;
|
|
sr_data->accum_data = OMAP3430_SR_ACCUMDATA;
|
|
if (!(strcmp(sr_data->name, "smartreflex_mpu"))) {
|
|
sr_data->senn_avgweight = OMAP3430_SR1_SENNAVGWEIGHT;
|
|
sr_data->senp_avgweight = OMAP3430_SR1_SENPAVGWEIGHT;
|
|
} else {
|
|
sr_data->senn_avgweight = OMAP3430_SR2_SENNAVGWEIGHT;
|
|
sr_data->senp_avgweight = OMAP3430_SR2_SENPAVGWEIGHT;
|
|
}
|
|
}
|
|
|
|
sr_data->voltdm = voltdm_lookup(sr_dev_attr->sensor_voltdm_name);
|
|
if (!sr_data->voltdm) {
|
|
pr_err("%s: Unable to get voltage domain pointer for VDD %s\n",
|
|
__func__, sr_dev_attr->sensor_voltdm_name);
|
|
goto exit;
|
|
}
|
|
|
|
omap_voltage_get_volttable(sr_data->voltdm, &volt_data);
|
|
if (!volt_data) {
|
|
pr_err("%s: No Voltage table registered for VDD%d\n",
|
|
__func__, i + 1);
|
|
goto exit;
|
|
}
|
|
|
|
sr_set_nvalues(volt_data, sr_data);
|
|
|
|
sr_data->enable_on_init = sr_enable_on_init;
|
|
|
|
exit:
|
|
i++;
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* API to be called from board files to enable smartreflex
|
|
* autocompensation at init.
|
|
*/
|
|
void __init omap_enable_smartreflex_on_init(void)
|
|
{
|
|
sr_enable_on_init = true;
|
|
}
|
|
|
|
int __init omap_devinit_smartreflex(void)
|
|
{
|
|
return omap_hwmod_for_each_by_class("smartreflex", sr_dev_init, NULL);
|
|
}
|