mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 07:15:03 +07:00
956060a527
The new Rockchip socs have optional half divider: The formula is shown as: freq_out = 2*freq_in / (2*div + 3) Is this the same for all of new SoCs. So we use "branch_half_divider" + "COMPOSITE_NOMUX_HALFDIV \ DIV_HALF \ COMPOSITE_HALFDIV \ CMPOSITE_NOGATE_HALFDIV" to hook that special divider clock-type into our clock-tree. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko@sntech.de>
25 lines
489 B
Makefile
25 lines
489 B
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
#
|
|
# Rockchip Clock specific Makefile
|
|
#
|
|
|
|
obj-y += clk.o
|
|
obj-y += clk-pll.o
|
|
obj-y += clk-cpu.o
|
|
obj-y += clk-half-divider.o
|
|
obj-y += clk-inverter.o
|
|
obj-y += clk-mmc-phase.o
|
|
obj-y += clk-muxgrf.o
|
|
obj-y += clk-ddr.o
|
|
obj-$(CONFIG_RESET_CONTROLLER) += softrst.o
|
|
|
|
obj-y += clk-rv1108.o
|
|
obj-y += clk-rk3036.o
|
|
obj-y += clk-rk3128.o
|
|
obj-y += clk-rk3188.o
|
|
obj-y += clk-rk3228.o
|
|
obj-y += clk-rk3288.o
|
|
obj-y += clk-rk3328.o
|
|
obj-y += clk-rk3368.o
|
|
obj-y += clk-rk3399.o
|