mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-25 08:50:53 +07:00
94734749af
Move the errata handling mechanism from serial.c to omap-serial file and utilise the same func in driver file. Errata i202, i291 are moved to be handled with omap-serial Moving the errata macro from serial.c file to driver header file as from on errata will be handled in driver file itself. Corrected errata id from chapter reference 2.15 to errata id i291. Removed errata and dma_enabled fields from omap_uart_state struct as they are no more needed with errata handling done within omap-serial. Signed-off-by: Govindraj.R <govindraj.raja@ti.com> Acked-by: Alan Cox <alan@linux.intel.com> Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Signed-off-by: Kevin Hilman <khilman@ti.com>
514 lines
12 KiB
C
514 lines
12 KiB
C
/*
|
|
* arch/arm/mach-omap2/serial.c
|
|
*
|
|
* OMAP2 serial support.
|
|
*
|
|
* Copyright (C) 2005-2008 Nokia Corporation
|
|
* Author: Paul Mundt <paul.mundt@nokia.com>
|
|
*
|
|
* Major rework for PM support by Kevin Hilman
|
|
*
|
|
* Based off of arch/arm/mach-omap/omap1/serial.c
|
|
*
|
|
* Copyright (C) 2009 Texas Instruments
|
|
* Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/io.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/pm_runtime.h>
|
|
#include <linux/console.h>
|
|
|
|
#include <plat/omap-serial.h>
|
|
#include "common.h"
|
|
#include <plat/board.h>
|
|
#include <plat/dma.h>
|
|
#include <plat/omap_hwmod.h>
|
|
#include <plat/omap_device.h>
|
|
#include <plat/omap-pm.h>
|
|
|
|
#include "prm2xxx_3xxx.h"
|
|
#include "pm.h"
|
|
#include "cm2xxx_3xxx.h"
|
|
#include "prm-regbits-34xx.h"
|
|
#include "control.h"
|
|
#include "mux.h"
|
|
|
|
/*
|
|
* NOTE: By default the serial timeout is disabled as it causes lost characters
|
|
* over the serial ports. This means that the UART clocks will stay on until
|
|
* disabled via sysfs. This also causes that any deeper omap sleep states are
|
|
* blocked.
|
|
*/
|
|
#define DEFAULT_TIMEOUT 0
|
|
|
|
#define MAX_UART_HWMOD_NAME_LEN 16
|
|
|
|
struct omap_uart_state {
|
|
int num;
|
|
int can_sleep;
|
|
|
|
void __iomem *wk_st;
|
|
void __iomem *wk_en;
|
|
u32 wk_mask;
|
|
|
|
int clocked;
|
|
|
|
struct list_head node;
|
|
struct omap_hwmod *oh;
|
|
struct platform_device *pdev;
|
|
};
|
|
|
|
static LIST_HEAD(uart_list);
|
|
static u8 num_uarts;
|
|
|
|
static inline void omap_uart_enable_clocks(struct omap_uart_state *uart)
|
|
{
|
|
if (uart->clocked)
|
|
return;
|
|
|
|
omap_device_enable(uart->pdev);
|
|
uart->clocked = 1;
|
|
omap_uart_restore_context(uart);
|
|
}
|
|
|
|
#ifdef CONFIG_PM
|
|
|
|
static inline void omap_uart_disable_clocks(struct omap_uart_state *uart)
|
|
{
|
|
if (!uart->clocked)
|
|
return;
|
|
|
|
omap_uart_save_context(uart);
|
|
uart->clocked = 0;
|
|
omap_device_idle(uart->pdev);
|
|
}
|
|
|
|
static void omap_uart_enable_wakeup(struct omap_uart_state *uart)
|
|
{
|
|
/* Set wake-enable bit */
|
|
if (uart->wk_en && uart->wk_mask) {
|
|
u32 v = __raw_readl(uart->wk_en);
|
|
v |= uart->wk_mask;
|
|
__raw_writel(v, uart->wk_en);
|
|
}
|
|
}
|
|
|
|
static void omap_uart_disable_wakeup(struct omap_uart_state *uart)
|
|
{
|
|
/* Clear wake-enable bit */
|
|
if (uart->wk_en && uart->wk_mask) {
|
|
u32 v = __raw_readl(uart->wk_en);
|
|
v &= ~uart->wk_mask;
|
|
__raw_writel(v, uart->wk_en);
|
|
}
|
|
}
|
|
|
|
static void omap_uart_block_sleep(struct omap_uart_state *uart)
|
|
{
|
|
omap_uart_enable_clocks(uart);
|
|
|
|
omap_uart_smart_idle_enable(uart, 0);
|
|
uart->can_sleep = 0;
|
|
}
|
|
|
|
int omap_uart_can_sleep(void)
|
|
{
|
|
struct omap_uart_state *uart;
|
|
int can_sleep = 1;
|
|
|
|
list_for_each_entry(uart, &uart_list, node) {
|
|
if (!uart->clocked)
|
|
continue;
|
|
|
|
if (!uart->can_sleep) {
|
|
can_sleep = 0;
|
|
continue;
|
|
}
|
|
|
|
/* This UART can now safely sleep. */
|
|
omap_uart_allow_sleep(uart);
|
|
}
|
|
|
|
return can_sleep;
|
|
}
|
|
|
|
static void omap_uart_idle_init(struct omap_uart_state *uart)
|
|
{
|
|
int ret;
|
|
|
|
uart->can_sleep = 0;
|
|
omap_uart_smart_idle_enable(uart, 0);
|
|
|
|
if (cpu_is_omap34xx() && !(cpu_is_ti81xx() || cpu_is_am33xx())) {
|
|
u32 mod = (uart->num > 1) ? OMAP3430_PER_MOD : CORE_MOD;
|
|
u32 wk_mask = 0;
|
|
|
|
/* XXX These PRM accesses do not belong here */
|
|
uart->wk_en = OMAP34XX_PRM_REGADDR(mod, PM_WKEN1);
|
|
uart->wk_st = OMAP34XX_PRM_REGADDR(mod, PM_WKST1);
|
|
switch (uart->num) {
|
|
case 0:
|
|
wk_mask = OMAP3430_ST_UART1_MASK;
|
|
break;
|
|
case 1:
|
|
wk_mask = OMAP3430_ST_UART2_MASK;
|
|
break;
|
|
case 2:
|
|
wk_mask = OMAP3430_ST_UART3_MASK;
|
|
break;
|
|
case 3:
|
|
wk_mask = OMAP3630_ST_UART4_MASK;
|
|
break;
|
|
}
|
|
uart->wk_mask = wk_mask;
|
|
} else if (cpu_is_omap24xx()) {
|
|
u32 wk_mask = 0;
|
|
u32 wk_en = PM_WKEN1, wk_st = PM_WKST1;
|
|
|
|
switch (uart->num) {
|
|
case 0:
|
|
wk_mask = OMAP24XX_ST_UART1_MASK;
|
|
break;
|
|
case 1:
|
|
wk_mask = OMAP24XX_ST_UART2_MASK;
|
|
break;
|
|
case 2:
|
|
wk_en = OMAP24XX_PM_WKEN2;
|
|
wk_st = OMAP24XX_PM_WKST2;
|
|
wk_mask = OMAP24XX_ST_UART3_MASK;
|
|
break;
|
|
}
|
|
uart->wk_mask = wk_mask;
|
|
if (cpu_is_omap2430()) {
|
|
uart->wk_en = OMAP2430_PRM_REGADDR(CORE_MOD, wk_en);
|
|
uart->wk_st = OMAP2430_PRM_REGADDR(CORE_MOD, wk_st);
|
|
} else if (cpu_is_omap2420()) {
|
|
uart->wk_en = OMAP2420_PRM_REGADDR(CORE_MOD, wk_en);
|
|
uart->wk_st = OMAP2420_PRM_REGADDR(CORE_MOD, wk_st);
|
|
}
|
|
} else {
|
|
uart->wk_en = NULL;
|
|
uart->wk_st = NULL;
|
|
uart->wk_mask = 0;
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Errata i291: [UART]:Cannot Acknowledge Idle Requests
|
|
* in Smartidle Mode When Configured for DMA Operations.
|
|
* WA: configure uart in force idle mode.
|
|
*/
|
|
static void omap_uart_set_noidle(struct platform_device *pdev)
|
|
{
|
|
struct omap_device *od = to_omap_device(pdev);
|
|
|
|
omap_hwmod_set_slave_idlemode(od->hwmods[0], HWMOD_IDLEMODE_NO);
|
|
}
|
|
|
|
static void omap_uart_set_forceidle(struct platform_device *pdev)
|
|
{
|
|
struct omap_device *od = to_omap_device(pdev);
|
|
|
|
omap_hwmod_set_slave_idlemode(od->hwmods[0], HWMOD_IDLEMODE_FORCE);
|
|
}
|
|
|
|
#else
|
|
static void omap_uart_set_noidle(struct platform_device *pdev) {}
|
|
static void omap_uart_set_forceidle(struct platform_device *pdev) {}
|
|
static void omap_uart_block_sleep(struct omap_uart_state *uart)
|
|
{
|
|
/* Needed to enable UART clocks when built without CONFIG_PM */
|
|
omap_uart_enable_clocks(uart);
|
|
}
|
|
#endif /* CONFIG_PM */
|
|
|
|
#ifdef CONFIG_OMAP_MUX
|
|
static struct omap_device_pad default_uart1_pads[] __initdata = {
|
|
{
|
|
.name = "uart1_cts.uart1_cts",
|
|
.enable = OMAP_PIN_INPUT_PULLUP | OMAP_MUX_MODE0,
|
|
},
|
|
{
|
|
.name = "uart1_rts.uart1_rts",
|
|
.enable = OMAP_PIN_OUTPUT | OMAP_MUX_MODE0,
|
|
},
|
|
{
|
|
.name = "uart1_tx.uart1_tx",
|
|
.enable = OMAP_PIN_OUTPUT | OMAP_MUX_MODE0,
|
|
},
|
|
{
|
|
.name = "uart1_rx.uart1_rx",
|
|
.flags = OMAP_DEVICE_PAD_REMUX | OMAP_DEVICE_PAD_WAKEUP,
|
|
.enable = OMAP_PIN_INPUT_PULLUP | OMAP_MUX_MODE0,
|
|
.idle = OMAP_PIN_INPUT_PULLUP | OMAP_MUX_MODE0,
|
|
},
|
|
};
|
|
|
|
static struct omap_device_pad default_uart2_pads[] __initdata = {
|
|
{
|
|
.name = "uart2_cts.uart2_cts",
|
|
.enable = OMAP_PIN_INPUT_PULLUP | OMAP_MUX_MODE0,
|
|
},
|
|
{
|
|
.name = "uart2_rts.uart2_rts",
|
|
.enable = OMAP_PIN_OUTPUT | OMAP_MUX_MODE0,
|
|
},
|
|
{
|
|
.name = "uart2_tx.uart2_tx",
|
|
.enable = OMAP_PIN_OUTPUT | OMAP_MUX_MODE0,
|
|
},
|
|
{
|
|
.name = "uart2_rx.uart2_rx",
|
|
.flags = OMAP_DEVICE_PAD_REMUX | OMAP_DEVICE_PAD_WAKEUP,
|
|
.enable = OMAP_PIN_INPUT_PULLUP | OMAP_MUX_MODE0,
|
|
.idle = OMAP_PIN_INPUT_PULLUP | OMAP_MUX_MODE0,
|
|
},
|
|
};
|
|
|
|
static struct omap_device_pad default_uart3_pads[] __initdata = {
|
|
{
|
|
.name = "uart3_cts_rctx.uart3_cts_rctx",
|
|
.enable = OMAP_PIN_INPUT_PULLUP | OMAP_MUX_MODE0,
|
|
},
|
|
{
|
|
.name = "uart3_rts_sd.uart3_rts_sd",
|
|
.enable = OMAP_PIN_OUTPUT | OMAP_MUX_MODE0,
|
|
},
|
|
{
|
|
.name = "uart3_tx_irtx.uart3_tx_irtx",
|
|
.enable = OMAP_PIN_OUTPUT | OMAP_MUX_MODE0,
|
|
},
|
|
{
|
|
.name = "uart3_rx_irrx.uart3_rx_irrx",
|
|
.flags = OMAP_DEVICE_PAD_REMUX | OMAP_DEVICE_PAD_WAKEUP,
|
|
.enable = OMAP_PIN_INPUT | OMAP_MUX_MODE0,
|
|
.idle = OMAP_PIN_INPUT | OMAP_MUX_MODE0,
|
|
},
|
|
};
|
|
|
|
static struct omap_device_pad default_omap36xx_uart4_pads[] __initdata = {
|
|
{
|
|
.name = "gpmc_wait2.uart4_tx",
|
|
.enable = OMAP_PIN_OUTPUT | OMAP_MUX_MODE0,
|
|
},
|
|
{
|
|
.name = "gpmc_wait3.uart4_rx",
|
|
.flags = OMAP_DEVICE_PAD_REMUX | OMAP_DEVICE_PAD_WAKEUP,
|
|
.enable = OMAP_PIN_INPUT | OMAP_MUX_MODE2,
|
|
.idle = OMAP_PIN_INPUT | OMAP_MUX_MODE2,
|
|
},
|
|
};
|
|
|
|
static struct omap_device_pad default_omap4_uart4_pads[] __initdata = {
|
|
{
|
|
.name = "uart4_tx.uart4_tx",
|
|
.enable = OMAP_PIN_OUTPUT | OMAP_MUX_MODE0,
|
|
},
|
|
{
|
|
.name = "uart4_rx.uart4_rx",
|
|
.flags = OMAP_DEVICE_PAD_REMUX | OMAP_DEVICE_PAD_WAKEUP,
|
|
.enable = OMAP_PIN_INPUT | OMAP_MUX_MODE0,
|
|
.idle = OMAP_PIN_INPUT | OMAP_MUX_MODE0,
|
|
},
|
|
};
|
|
|
|
static void omap_serial_fill_default_pads(struct omap_board_data *bdata)
|
|
{
|
|
switch (bdata->id) {
|
|
case 0:
|
|
bdata->pads = default_uart1_pads;
|
|
bdata->pads_cnt = ARRAY_SIZE(default_uart1_pads);
|
|
break;
|
|
case 1:
|
|
bdata->pads = default_uart2_pads;
|
|
bdata->pads_cnt = ARRAY_SIZE(default_uart2_pads);
|
|
break;
|
|
case 2:
|
|
bdata->pads = default_uart3_pads;
|
|
bdata->pads_cnt = ARRAY_SIZE(default_uart3_pads);
|
|
break;
|
|
case 3:
|
|
if (cpu_is_omap44xx()) {
|
|
bdata->pads = default_omap4_uart4_pads;
|
|
bdata->pads_cnt =
|
|
ARRAY_SIZE(default_omap4_uart4_pads);
|
|
} else if (cpu_is_omap3630()) {
|
|
bdata->pads = default_omap36xx_uart4_pads;
|
|
bdata->pads_cnt =
|
|
ARRAY_SIZE(default_omap36xx_uart4_pads);
|
|
}
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
}
|
|
#else
|
|
static void omap_serial_fill_default_pads(struct omap_board_data *bdata) {}
|
|
#endif
|
|
|
|
static int __init omap_serial_early_init(void)
|
|
{
|
|
int i = 0;
|
|
|
|
do {
|
|
char oh_name[MAX_UART_HWMOD_NAME_LEN];
|
|
struct omap_hwmod *oh;
|
|
struct omap_uart_state *uart;
|
|
|
|
snprintf(oh_name, MAX_UART_HWMOD_NAME_LEN,
|
|
"uart%d", i + 1);
|
|
oh = omap_hwmod_lookup(oh_name);
|
|
if (!oh)
|
|
break;
|
|
|
|
uart = kzalloc(sizeof(struct omap_uart_state), GFP_KERNEL);
|
|
if (WARN_ON(!uart))
|
|
return -ENODEV;
|
|
|
|
uart->oh = oh;
|
|
uart->num = i++;
|
|
list_add_tail(&uart->node, &uart_list);
|
|
num_uarts++;
|
|
|
|
/*
|
|
* NOTE: omap_hwmod_setup*() has not yet been called,
|
|
* so no hwmod functions will work yet.
|
|
*/
|
|
|
|
/*
|
|
* During UART early init, device need to be probed
|
|
* to determine SoC specific init before omap_device
|
|
* is ready. Therefore, don't allow idle here
|
|
*/
|
|
uart->oh->flags |= HWMOD_INIT_NO_IDLE | HWMOD_INIT_NO_RESET;
|
|
} while (1);
|
|
|
|
return 0;
|
|
}
|
|
core_initcall(omap_serial_early_init);
|
|
|
|
/**
|
|
* omap_serial_init_port() - initialize single serial port
|
|
* @bdata: port specific board data pointer
|
|
*
|
|
* This function initialies serial driver for given port only.
|
|
* Platforms can call this function instead of omap_serial_init()
|
|
* if they don't plan to use all available UARTs as serial ports.
|
|
*
|
|
* Don't mix calls to omap_serial_init_port() and omap_serial_init(),
|
|
* use only one of the two.
|
|
*/
|
|
void __init omap_serial_init_port(struct omap_board_data *bdata)
|
|
{
|
|
struct omap_uart_state *uart;
|
|
struct omap_hwmod *oh;
|
|
struct platform_device *pdev;
|
|
void *pdata = NULL;
|
|
u32 pdata_size = 0;
|
|
char *name;
|
|
struct omap_uart_port_info omap_up;
|
|
|
|
if (WARN_ON(!bdata))
|
|
return;
|
|
if (WARN_ON(bdata->id < 0))
|
|
return;
|
|
if (WARN_ON(bdata->id >= num_uarts))
|
|
return;
|
|
|
|
list_for_each_entry(uart, &uart_list, node)
|
|
if (bdata->id == uart->num)
|
|
break;
|
|
|
|
oh = uart->oh;
|
|
name = DRIVER_NAME;
|
|
|
|
omap_up.dma_enabled = uart->dma_enabled;
|
|
omap_up.uartclk = OMAP24XX_BASE_BAUD * 16;
|
|
omap_up.flags = UPF_BOOT_AUTOCONF;
|
|
omap_up.get_context_loss_count = omap_pm_get_dev_context_loss_count;
|
|
omap_up.set_forceidle = omap_uart_set_forceidle;
|
|
omap_up.set_noidle = omap_uart_set_noidle;
|
|
|
|
/* Enable the MDR1 Errata i202 for OMAP2430/3xxx/44xx */
|
|
if (!cpu_is_omap2420() && !cpu_is_ti816x())
|
|
omap_up.errata |= UART_ERRATA_i202_MDR1_ACCESS;
|
|
|
|
/* Enable DMA Mode Force Idle Errata i291 for omap34xx/3630 */
|
|
if (cpu_is_omap34xx() || cpu_is_omap3630())
|
|
omap_up.errata |= UART_ERRATA_i291_DMA_FORCEIDLE;
|
|
|
|
pdata = &omap_up;
|
|
pdata_size = sizeof(struct omap_uart_port_info);
|
|
|
|
if (WARN_ON(!oh))
|
|
return;
|
|
|
|
pdev = omap_device_build(name, uart->num, oh, pdata, pdata_size,
|
|
NULL, 0, false);
|
|
WARN(IS_ERR(pdev), "Could not build omap_device for %s: %s.\n",
|
|
name, oh->name);
|
|
|
|
omap_device_disable_idle_on_suspend(pdev);
|
|
oh->mux = omap_hwmod_mux_init(bdata->pads, bdata->pads_cnt);
|
|
|
|
uart->pdev = pdev;
|
|
|
|
oh->dev_attr = uart;
|
|
|
|
console_lock(); /* in case the earlycon is on the UART */
|
|
|
|
/*
|
|
* Because of early UART probing, UART did not get idled
|
|
* on init. Now that omap_device is ready, ensure full idle
|
|
* before doing omap_device_enable().
|
|
*/
|
|
omap_hwmod_idle(uart->oh);
|
|
|
|
omap_device_enable(uart->pdev);
|
|
omap_uart_idle_init(uart);
|
|
omap_hwmod_enable_wakeup(uart->oh);
|
|
omap_device_idle(uart->pdev);
|
|
|
|
omap_uart_block_sleep(uart);
|
|
console_unlock();
|
|
|
|
if (((cpu_is_omap34xx() || cpu_is_omap44xx()) && bdata->pads) ||
|
|
(pdata->wk_en && pdata->wk_mask))
|
|
device_init_wakeup(&pdev->dev, true);
|
|
}
|
|
|
|
/**
|
|
* omap_serial_init() - initialize all supported serial ports
|
|
*
|
|
* Initializes all available UARTs as serial ports. Platforms
|
|
* can call this function when they want to have default behaviour
|
|
* for serial ports (e.g initialize them all as serial ports).
|
|
*/
|
|
void __init omap_serial_init(void)
|
|
{
|
|
struct omap_uart_state *uart;
|
|
struct omap_board_data bdata;
|
|
|
|
list_for_each_entry(uart, &uart_list, node) {
|
|
bdata.id = uart->num;
|
|
bdata.flags = 0;
|
|
bdata.pads = NULL;
|
|
bdata.pads_cnt = 0;
|
|
|
|
if (cpu_is_omap44xx() || cpu_is_omap34xx())
|
|
omap_serial_fill_default_pads(&bdata);
|
|
|
|
omap_serial_init_port(&bdata);
|
|
|
|
}
|
|
}
|