Sachin Kamat 406c598927 clk: exynos5250: Add G2D gate clock ... Adds gate clock for G2D IP for Exynos5250 SoC. Signed-off-by: Sachin Kamat <sachin.kamat@linaro.org> Signed-off-by: Mike Turquette <mturquette@linaro.org>		2013-07-29 23:40:21 -07:00
..
clk-exynos4.c	clk: exynos4: Remove unused function	2013-07-25 14:18:24 -07:00
clk-exynos5250.c	clk: exynos5250: Add G2D gate clock	2013-07-29 23:40:21 -07:00
clk-exynos5420.c	clk: exynos5420: Staticize local symbols	2013-07-25 14:18:32 -07:00
clk-exynos5440.c	clk: exynos5440: Staticize local symbols	2013-07-25 14:18:36 -07:00
clk-exynos-audss.c	clk: exynos-audss: Staticize exynos_audss_clk_init	2013-07-25 14:18:40 -07:00
clk-pll.c	clk: samsung: Fix pll36xx_recalc_rate to handle kdiv properly	2013-06-11 09:51:26 -07:00
clk-pll.h
clk.c	clk: samsung: Fix compilation error	2013-04-08 23:43:12 +09:00
clk.h	clk: samsung: Add MUX_FA macro to pass flag and alias	2013-06-22 10:50:41 -07:00
Makefile	clk: exynos5420: register clocks using common clock framework	2013-06-19 04:09:34 +09:00