mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-12 02:46:40 +07:00
50c8308538
Currently, the following instructions are translated: - CACHE (indexed) - CACHE (va based): translated to a SYNCI, overkill on D-CACHE operations, but still much faster than a trap. - mfc0/mtc0: the virtual COP0 registers for the guest are implemented as 2-D array. [COP#][SEL] and this is mapped into the guest kernel address space @ VA 0x0. mfc0/mtc0 operations are transformed to load/stores. Signed-off-by: Sanjay Lal <sanjayl@kymasys.com> Cc: kvm@vger.kernel.org Cc: linux-mips@linux-mips.org Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
38 lines
980 B
C
38 lines
980 B
C
/*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* commpage, currently used for Virtual COP0 registers.
|
|
* Mapped into the guest kernel @ 0x0.
|
|
*
|
|
* Copyright (C) 2012 MIPS Technologies, Inc. All rights reserved.
|
|
* Authors: Sanjay Lal <sanjayl@kymasys.com>
|
|
*/
|
|
|
|
#include <linux/errno.h>
|
|
#include <linux/err.h>
|
|
#include <linux/module.h>
|
|
#include <linux/vmalloc.h>
|
|
#include <linux/fs.h>
|
|
#include <linux/bootmem.h>
|
|
#include <asm/page.h>
|
|
#include <asm/cacheflush.h>
|
|
#include <asm/mmu_context.h>
|
|
|
|
#include <linux/kvm_host.h>
|
|
|
|
#include "kvm_mips_comm.h"
|
|
|
|
void kvm_mips_commpage_init(struct kvm_vcpu *vcpu)
|
|
{
|
|
struct kvm_mips_commpage *page = vcpu->arch.kseg0_commpage;
|
|
memset(page, 0, sizeof(struct kvm_mips_commpage));
|
|
|
|
/* Specific init values for fields */
|
|
vcpu->arch.cop0 = &page->cop0;
|
|
memset(vcpu->arch.cop0, 0, sizeof(struct mips_coproc));
|
|
|
|
return;
|
|
}
|