mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-26 16:30:55 +07:00
4729cbe038
cn78xx has a different interrupt architecture, so we have to manage the interrupts differently. Signed-off-by: David Daney <ddaney@caviumnetworks.com> Signed-off-by: Jan Glauber <jglauber@cavium.com> Signed-off-by: Wolfram Sang <wsa@the-dreams.de>
41 lines
839 B
Plaintext
41 lines
839 B
Plaintext
* Two Wire Serial Interface (TWSI) / I2C
|
|
|
|
- compatible: "cavium,octeon-3860-twsi"
|
|
|
|
Compatibility with all cn3XXX, cn5XXX and cn6XXX SOCs.
|
|
|
|
or
|
|
|
|
compatible: "cavium,octeon-7890-twsi"
|
|
|
|
Compatibility with cn78XX SOCs.
|
|
|
|
- reg: The base address of the TWSI/I2C bus controller register bank.
|
|
|
|
- #address-cells: Must be <1>.
|
|
|
|
- #size-cells: Must be <0>. I2C addresses have no size component.
|
|
|
|
- interrupts: A single interrupt specifier.
|
|
|
|
- clock-frequency: The I2C bus clock rate in Hz.
|
|
|
|
Example:
|
|
twsi0: i2c@1180000001000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "cavium,octeon-3860-twsi";
|
|
reg = <0x11800 0x00001000 0x0 0x200>;
|
|
interrupts = <0 45>;
|
|
clock-frequency = <100000>;
|
|
|
|
rtc@68 {
|
|
compatible = "dallas,ds1337";
|
|
reg = <0x68>;
|
|
};
|
|
tmp@4c {
|
|
compatible = "ti,tmp421";
|
|
reg = <0x4c>;
|
|
};
|
|
};
|