mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-18 00:26:47 +07:00
62f87c0e31
Introduce an inline function pci_pcie_type(dev) to extract PCIe device type from pci_dev->pcie_flags_reg field, and prepare for removing pci_dev->pcie_type. Signed-off-by: Yijing Wang <wangyijing@huawei.com> Signed-off-by: Jiang Liu <jiang.liu@huawei.com> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
131 lines
2.9 KiB
C
131 lines
2.9 KiB
C
/*
|
|
* Access ACPI _OSC method
|
|
*
|
|
* Copyright (C) 2006 Intel Corp.
|
|
* Tom Long Nguyen (tom.l.nguyen@intel.com)
|
|
* Zhang Yanmin (yanmin.zhang@intel.com)
|
|
*
|
|
*/
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/pm.h>
|
|
#include <linux/suspend.h>
|
|
#include <linux/acpi.h>
|
|
#include <linux/pci-acpi.h>
|
|
#include <linux/delay.h>
|
|
#include <acpi/apei.h>
|
|
#include "aerdrv.h"
|
|
|
|
#ifdef CONFIG_ACPI_APEI
|
|
static inline int hest_match_pci(struct acpi_hest_aer_common *p,
|
|
struct pci_dev *pci)
|
|
{
|
|
return (0 == pci_domain_nr(pci->bus) &&
|
|
p->bus == pci->bus->number &&
|
|
p->device == PCI_SLOT(pci->devfn) &&
|
|
p->function == PCI_FUNC(pci->devfn));
|
|
}
|
|
|
|
struct aer_hest_parse_info {
|
|
struct pci_dev *pci_dev;
|
|
int firmware_first;
|
|
};
|
|
|
|
static int aer_hest_parse(struct acpi_hest_header *hest_hdr, void *data)
|
|
{
|
|
struct aer_hest_parse_info *info = data;
|
|
struct acpi_hest_aer_common *p;
|
|
u8 pcie_type = 0;
|
|
u8 bridge = 0;
|
|
int ff = 0;
|
|
|
|
switch (hest_hdr->type) {
|
|
case ACPI_HEST_TYPE_AER_ROOT_PORT:
|
|
pcie_type = PCI_EXP_TYPE_ROOT_PORT;
|
|
break;
|
|
case ACPI_HEST_TYPE_AER_ENDPOINT:
|
|
pcie_type = PCI_EXP_TYPE_ENDPOINT;
|
|
break;
|
|
case ACPI_HEST_TYPE_AER_BRIDGE:
|
|
if ((info->pci_dev->class >> 16) == PCI_BASE_CLASS_BRIDGE)
|
|
bridge = 1;
|
|
break;
|
|
default:
|
|
return 0;
|
|
}
|
|
|
|
p = (struct acpi_hest_aer_common *)(hest_hdr + 1);
|
|
if (p->flags & ACPI_HEST_GLOBAL) {
|
|
if ((pci_is_pcie(info->pci_dev) &&
|
|
pci_pcie_type(info->pci_dev) == pcie_type) || bridge)
|
|
ff = !!(p->flags & ACPI_HEST_FIRMWARE_FIRST);
|
|
} else
|
|
if (hest_match_pci(p, info->pci_dev))
|
|
ff = !!(p->flags & ACPI_HEST_FIRMWARE_FIRST);
|
|
info->firmware_first = ff;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void aer_set_firmware_first(struct pci_dev *pci_dev)
|
|
{
|
|
int rc;
|
|
struct aer_hest_parse_info info = {
|
|
.pci_dev = pci_dev,
|
|
.firmware_first = 0,
|
|
};
|
|
|
|
rc = apei_hest_parse(aer_hest_parse, &info);
|
|
|
|
if (rc)
|
|
pci_dev->__aer_firmware_first = 0;
|
|
else
|
|
pci_dev->__aer_firmware_first = info.firmware_first;
|
|
pci_dev->__aer_firmware_first_valid = 1;
|
|
}
|
|
|
|
int pcie_aer_get_firmware_first(struct pci_dev *dev)
|
|
{
|
|
if (!dev->__aer_firmware_first_valid)
|
|
aer_set_firmware_first(dev);
|
|
return dev->__aer_firmware_first;
|
|
}
|
|
|
|
static bool aer_firmware_first;
|
|
|
|
static int aer_hest_parse_aff(struct acpi_hest_header *hest_hdr, void *data)
|
|
{
|
|
struct acpi_hest_aer_common *p;
|
|
|
|
if (aer_firmware_first)
|
|
return 0;
|
|
|
|
switch (hest_hdr->type) {
|
|
case ACPI_HEST_TYPE_AER_ROOT_PORT:
|
|
case ACPI_HEST_TYPE_AER_ENDPOINT:
|
|
case ACPI_HEST_TYPE_AER_BRIDGE:
|
|
p = (struct acpi_hest_aer_common *)(hest_hdr + 1);
|
|
aer_firmware_first = !!(p->flags & ACPI_HEST_FIRMWARE_FIRST);
|
|
default:
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
/**
|
|
* aer_acpi_firmware_first - Check if APEI should control AER.
|
|
*/
|
|
bool aer_acpi_firmware_first(void)
|
|
{
|
|
static bool parsed = false;
|
|
|
|
if (!parsed) {
|
|
apei_hest_parse(aer_hest_parse_aff, NULL);
|
|
parsed = true;
|
|
}
|
|
return aer_firmware_first;
|
|
}
|
|
#endif
|