mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 22:59:08 +07:00
cdb09f67a2
Some clocks on the Spreadtrum's SoCs are just simple gates. Add support for those clocks. Signed-off-by: Chunyan Zhang <chunyan.zhang@spreadtrum.com> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
60 lines
1.6 KiB
C
60 lines
1.6 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
//
|
|
// Spreadtrum gate clock driver
|
|
//
|
|
// Copyright (C) 2017 Spreadtrum, Inc.
|
|
// Author: Chunyan Zhang <chunyan.zhang@spreadtrum.com>
|
|
|
|
#ifndef _SPRD_GATE_H_
|
|
#define _SPRD_GATE_H_
|
|
|
|
#include "common.h"
|
|
|
|
struct sprd_gate {
|
|
u32 enable_mask;
|
|
u16 flags;
|
|
u16 sc_offset;
|
|
|
|
struct sprd_clk_common common;
|
|
};
|
|
|
|
#define SPRD_SC_GATE_CLK_OPS(_struct, _name, _parent, _reg, _sc_offset, \
|
|
_enable_mask, _flags, _gate_flags, _ops) \
|
|
struct sprd_gate _struct = { \
|
|
.enable_mask = _enable_mask, \
|
|
.sc_offset = _sc_offset, \
|
|
.flags = _gate_flags, \
|
|
.common = { \
|
|
.regmap = NULL, \
|
|
.reg = _reg, \
|
|
.hw.init = CLK_HW_INIT(_name, \
|
|
_parent, \
|
|
_ops, \
|
|
_flags), \
|
|
} \
|
|
}
|
|
|
|
#define SPRD_GATE_CLK(_struct, _name, _parent, _reg, \
|
|
_enable_mask, _flags, _gate_flags) \
|
|
SPRD_SC_GATE_CLK_OPS(_struct, _name, _parent, _reg, 0, \
|
|
_enable_mask, _flags, _gate_flags, \
|
|
&sprd_gate_ops)
|
|
|
|
#define SPRD_SC_GATE_CLK(_struct, _name, _parent, _reg, _sc_offset, \
|
|
_enable_mask, _flags, _gate_flags) \
|
|
SPRD_SC_GATE_CLK_OPS(_struct, _name, _parent, _reg, _sc_offset, \
|
|
_enable_mask, _flags, _gate_flags, \
|
|
&sprd_sc_gate_ops)
|
|
|
|
static inline struct sprd_gate *hw_to_sprd_gate(const struct clk_hw *hw)
|
|
{
|
|
struct sprd_clk_common *common = hw_to_sprd_clk_common(hw);
|
|
|
|
return container_of(common, struct sprd_gate, common);
|
|
}
|
|
|
|
extern const struct clk_ops sprd_gate_ops;
|
|
extern const struct clk_ops sprd_sc_gate_ops;
|
|
|
|
#endif /* _SPRD_GATE_H_ */
|