mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-30 05:06:44 +07:00
02149517ac
These are necessary to get the NIC card working on all Keystone EVMs. Couple of boards are nroken without these two fixes. -----BEGIN PGP SIGNATURE----- Version: GnuPG v1 iQIcBAABAgAGBQJVzNC6AAoJEHJsHOdBp5c/kKcQAMAJppV27q/LJ/raMqBQ8spe dbUAiOidAXa62Qv8ZYj4N5IOb3coBhRb5OF2i8XGGCIQdaLWDogTeQZegYJkfQEm RVx+1O8HAHpiuHwyrHPR0RosjQZ1CN+9u5ldR1hD8SBny843iXGkKlBlkyZrJDi0 NQdOCp348CQsqykMXprk11aVgkcNcWE+b4M21D9AGogWhwKsPX/hUwlioxrdRips I2lD16rmQVEVhzuYfD+a3iDjf23t9Ppk2/OCpjxx2+rV0dZW0PKDzygX6fIpgql1 e2Qr46c6f8OIXbDgSZZFlYJHjUiWhJCmeEa1T/v87gpxQsvQzb5Pi3HobkgKcA91 BmnH6k5o2XHyN348F60ovXul+W15y1/EwAVAHfhiJS7Md3k7gqzDk9IcKm+pDEGg otD2ftyTTeSxQsTptz153y0pPMb2bJMzOOCiyUs5qQ4aw/tYuUGG/gxQvw+AWDCF 2f3iQf5BNEBj43MBbrRaZGMHlgwudaIHsR8BHuC/4yaUqoYl5bvQL+PJ7cJavTSQ Sl/I8NFgDJdb0c50cUeLNo+gGVYooe2jIsnepLNXSZf1FYhM8em/QnCsrs+cBfZ9 O8+TXmClJfKiuEnxppvyDAPndgI8FcIsJ6R6qPeih+pS2y4qtkU0f3QYtzOpcf7X c553a1ijJMz26NalRSkg =R5Tu -----END PGP SIGNATURE----- Merge tag 'keystone-dts-late-fixes-v2' of git://git.kernel.org/pub/scm/linux/kernel/git/ssantosh/linux-keystone into fixes ARM: Couple of Keysyone MDIO DTS fixes for 4.2-rc6+ These are necessary to get the NIC card working on all Keystone EVMs. Couple of boards are broken without these two fixes. * tag 'keystone-dts-late-fixes-v2' of git://git.kernel.org/pub/scm/linux/kernel/git/ssantosh/linux-keystone: ARM: dts: keystone: Fix the mdio bindings by moving it to soc specific file ARM: dts: keystone: fix the clock node for mdio Signed-off-by: Olof Johansson <olof@lixom.net>
325 lines
8.5 KiB
Plaintext
325 lines
8.5 KiB
Plaintext
/*
|
|
* Copyright 2013 Texas Instruments, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
|
|
#include "skeleton.dtsi"
|
|
|
|
/ {
|
|
model = "Texas Instruments Keystone 2 SoC";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
interrupt-parent = <&gic>;
|
|
|
|
aliases {
|
|
serial0 = &uart0;
|
|
};
|
|
|
|
memory {
|
|
reg = <0x00000000 0x80000000 0x00000000 0x40000000>;
|
|
};
|
|
|
|
gic: interrupt-controller {
|
|
compatible = "arm,cortex-a15-gic";
|
|
#interrupt-cells = <3>;
|
|
interrupt-controller;
|
|
reg = <0x0 0x02561000 0x0 0x1000>,
|
|
<0x0 0x02562000 0x0 0x2000>,
|
|
<0x0 0x02564000 0x0 0x1000>,
|
|
<0x0 0x02566000 0x0 0x2000>;
|
|
interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) |
|
|
IRQ_TYPE_LEVEL_HIGH)>;
|
|
};
|
|
|
|
timer {
|
|
compatible = "arm,armv7-timer";
|
|
interrupts =
|
|
<GIC_PPI 13
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 14
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 11
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 10
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
|
|
};
|
|
|
|
pmu {
|
|
compatible = "arm,cortex-a15-pmu";
|
|
interrupts = <GIC_SPI 20 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 21 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 22 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 23 IRQ_TYPE_EDGE_RISING>;
|
|
};
|
|
|
|
soc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "ti,keystone","simple-bus";
|
|
interrupt-parent = <&gic>;
|
|
ranges = <0x0 0x0 0x0 0xc0000000>;
|
|
dma-ranges = <0x80000000 0x8 0x00000000 0x80000000>;
|
|
|
|
pllctrl: pll-controller@02310000 {
|
|
compatible = "ti,keystone-pllctrl", "syscon";
|
|
reg = <0x02310000 0x200>;
|
|
};
|
|
|
|
devctrl: device-state-control@02620000 {
|
|
compatible = "ti,keystone-devctrl", "syscon";
|
|
reg = <0x02620000 0x1000>;
|
|
};
|
|
|
|
rstctrl: reset-controller {
|
|
compatible = "ti,keystone-reset";
|
|
ti,syscon-pll = <&pllctrl 0xe4>;
|
|
ti,syscon-dev = <&devctrl 0x328>;
|
|
ti,wdt-list = <0>;
|
|
};
|
|
|
|
/include/ "keystone-clocks.dtsi"
|
|
|
|
uart0: serial@02530c00 {
|
|
compatible = "ns16550a";
|
|
current-speed = <115200>;
|
|
reg-shift = <2>;
|
|
reg-io-width = <4>;
|
|
reg = <0x02530c00 0x100>;
|
|
clocks = <&clkuart0>;
|
|
interrupts = <GIC_SPI 277 IRQ_TYPE_EDGE_RISING>;
|
|
};
|
|
|
|
uart1: serial@02531000 {
|
|
compatible = "ns16550a";
|
|
current-speed = <115200>;
|
|
reg-shift = <2>;
|
|
reg-io-width = <4>;
|
|
reg = <0x02531000 0x100>;
|
|
clocks = <&clkuart1>;
|
|
interrupts = <GIC_SPI 280 IRQ_TYPE_EDGE_RISING>;
|
|
};
|
|
|
|
i2c0: i2c@2530000 {
|
|
compatible = "ti,davinci-i2c";
|
|
reg = <0x02530000 0x400>;
|
|
clock-frequency = <100000>;
|
|
clocks = <&clki2c>;
|
|
interrupts = <GIC_SPI 283 IRQ_TYPE_EDGE_RISING>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
i2c1: i2c@2530400 {
|
|
compatible = "ti,davinci-i2c";
|
|
reg = <0x02530400 0x400>;
|
|
clock-frequency = <100000>;
|
|
clocks = <&clki2c>;
|
|
interrupts = <GIC_SPI 286 IRQ_TYPE_EDGE_RISING>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
i2c2: i2c@2530800 {
|
|
compatible = "ti,davinci-i2c";
|
|
reg = <0x02530800 0x400>;
|
|
clock-frequency = <100000>;
|
|
clocks = <&clki2c>;
|
|
interrupts = <GIC_SPI 289 IRQ_TYPE_EDGE_RISING>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
spi0: spi@21000400 {
|
|
compatible = "ti,dm6441-spi";
|
|
reg = <0x21000400 0x200>;
|
|
num-cs = <4>;
|
|
ti,davinci-spi-intr-line = <0>;
|
|
interrupts = <GIC_SPI 292 IRQ_TYPE_EDGE_RISING>;
|
|
clocks = <&clkspi>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
spi1: spi@21000600 {
|
|
compatible = "ti,dm6441-spi";
|
|
reg = <0x21000600 0x200>;
|
|
num-cs = <4>;
|
|
ti,davinci-spi-intr-line = <0>;
|
|
interrupts = <GIC_SPI 296 IRQ_TYPE_EDGE_RISING>;
|
|
clocks = <&clkspi>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
spi2: spi@21000800 {
|
|
compatible = "ti,dm6441-spi";
|
|
reg = <0x21000800 0x200>;
|
|
num-cs = <4>;
|
|
ti,davinci-spi-intr-line = <0>;
|
|
interrupts = <GIC_SPI 300 IRQ_TYPE_EDGE_RISING>;
|
|
clocks = <&clkspi>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
usb_phy: usb_phy@2620738 {
|
|
compatible = "ti,keystone-usbphy";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = <0x2620738 24>;
|
|
status = "disabled";
|
|
};
|
|
|
|
usb: usb@2680000 {
|
|
compatible = "ti,keystone-dwc3";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = <0x2680000 0x10000>;
|
|
clocks = <&clkusb>;
|
|
clock-names = "usb";
|
|
interrupts = <GIC_SPI 393 IRQ_TYPE_EDGE_RISING>;
|
|
ranges;
|
|
dma-coherent;
|
|
dma-ranges;
|
|
status = "disabled";
|
|
|
|
dwc3@2690000 {
|
|
compatible = "synopsys,dwc3";
|
|
reg = <0x2690000 0x70000>;
|
|
interrupts = <GIC_SPI 393 IRQ_TYPE_EDGE_RISING>;
|
|
usb-phy = <&usb_phy>, <&usb_phy>;
|
|
};
|
|
};
|
|
|
|
wdt: wdt@022f0080 {
|
|
compatible = "ti,keystone-wdt","ti,davinci-wdt";
|
|
reg = <0x022f0080 0x80>;
|
|
clocks = <&clkwdtimer0>;
|
|
};
|
|
|
|
clock_event: timer@22f0000 {
|
|
compatible = "ti,keystone-timer";
|
|
reg = <0x022f0000 0x80>;
|
|
interrupts = <GIC_SPI 110 IRQ_TYPE_EDGE_RISING>;
|
|
clocks = <&clktimer15>;
|
|
};
|
|
|
|
gpio0: gpio@260bf00 {
|
|
compatible = "ti,keystone-gpio";
|
|
reg = <0x0260bf00 0x100>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
/* HW Interrupts mapped to GPIO pins */
|
|
interrupts = <GIC_SPI 120 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 121 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 122 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 123 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 124 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 125 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 126 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 127 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 128 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 129 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 130 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 131 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 132 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 133 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 134 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 135 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 136 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 137 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 138 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 139 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 140 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 141 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 142 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 143 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 144 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 145 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 146 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 147 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 148 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 149 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 150 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 151 IRQ_TYPE_EDGE_RISING>;
|
|
clocks = <&clkgpio>;
|
|
clock-names = "gpio";
|
|
ti,ngpio = <32>;
|
|
ti,davinci-gpio-unbanked = <32>;
|
|
};
|
|
|
|
aemif: aemif@21000A00 {
|
|
compatible = "ti,keystone-aemif", "ti,davinci-aemif";
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
clocks = <&clkaemif>;
|
|
clock-names = "aemif";
|
|
clock-ranges;
|
|
|
|
reg = <0x21000A00 0x00000100>;
|
|
ranges = <0 0 0x30000000 0x10000000
|
|
1 0 0x21000A00 0x00000100>;
|
|
};
|
|
|
|
kirq0: keystone_irq@26202a0 {
|
|
compatible = "ti,keystone-irq";
|
|
interrupts = <GIC_SPI 4 IRQ_TYPE_EDGE_RISING>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
ti,syscon-dev = <&devctrl 0x2a0>;
|
|
};
|
|
|
|
pcie0: pcie@21800000 {
|
|
compatible = "ti,keystone-pcie", "snps,dw-pcie";
|
|
clocks = <&clkpcie>;
|
|
clock-names = "pcie";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
reg = <0x21801000 0x2000>, <0x21800000 0x1000>, <0x02620128 4>;
|
|
ranges = <0x81000000 0 0 0x23250000 0 0x4000
|
|
0x82000000 0 0x50000000 0x50000000 0 0x10000000>;
|
|
|
|
status = "disabled";
|
|
device_type = "pci";
|
|
num-lanes = <2>;
|
|
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0 0 0 7>;
|
|
interrupt-map = <0 0 0 1 &pcie_intc0 0>, /* INT A */
|
|
<0 0 0 2 &pcie_intc0 1>, /* INT B */
|
|
<0 0 0 3 &pcie_intc0 2>, /* INT C */
|
|
<0 0 0 4 &pcie_intc0 3>; /* INT D */
|
|
|
|
pcie_msi_intc0: msi-interrupt-controller {
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <GIC_SPI 30 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 31 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 32 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 33 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 34 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 35 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 36 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 37 IRQ_TYPE_EDGE_RISING>;
|
|
};
|
|
|
|
pcie_intc0: legacy-interrupt-controller {
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <GIC_SPI 26 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 27 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 28 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 29 IRQ_TYPE_EDGE_RISING>;
|
|
};
|
|
};
|
|
};
|
|
};
|