mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-25 07:30:53 +07:00
24ce2705c2
For still better multi-OMAP1 support, expand omap1_rate_table with flags for different SoC types and match them while selecting clock rates. The idea is stolen from current omap24xx clock rate selection algorithm. Since clkdev platform flag definitions are reused here, those had to be expanded with one extra entry for OMAP1710 subtype, as this is the only SoC for which we allow selection of the highest, 216 MHz rate. Once done, remove no longer needed clock rate configure time options. Tested on Amstrad Delta. Signed-off-by: Janusz Krzysztofik <jkrzyszt@tis.icnet.pl> [tony@atomide.com: updated comments] Signed-off-by: Tony Lindgren <tony@atomide.com>
55 lines
2.1 KiB
C
55 lines
2.1 KiB
C
/*
|
|
* linux/arch/arm/mach-omap1/opp_data.c
|
|
*
|
|
* Copyright (C) 2004 - 2005 Nokia corporation
|
|
* Written by Tuukka Tikkanen <tuukka.tikkanen@elektrobit.com>
|
|
* Based on clocks.h by Tony Lindgren, Gordon McNutt and RidgeRun, Inc
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <plat/clkdev_omap.h>
|
|
#include "opp.h"
|
|
|
|
/*-------------------------------------------------------------------------
|
|
* Omap1 MPU rate table
|
|
*-------------------------------------------------------------------------*/
|
|
struct mpu_rate omap1_rate_table[] = {
|
|
/* MPU MHz, xtal MHz, dpll1 MHz, CKCTL, DPLL_CTL
|
|
* NOTE: Comment order here is different from bits in CKCTL value:
|
|
* armdiv, dspdiv, dspmmu, tcdiv, perdiv, lcddiv
|
|
*/
|
|
{ 216000000, 12000000, 216000000, 0x050d, 0x2910, /* 1/1/2/2/2/8 */
|
|
CK_1710 },
|
|
{ 195000000, 13000000, 195000000, 0x050e, 0x2790, /* 1/1/2/2/4/8 */
|
|
CK_7XX },
|
|
{ 192000000, 19200000, 192000000, 0x050f, 0x2510, /* 1/1/2/2/8/8 */
|
|
CK_16XX },
|
|
{ 192000000, 12000000, 192000000, 0x050f, 0x2810, /* 1/1/2/2/8/8 */
|
|
CK_16XX },
|
|
{ 96000000, 12000000, 192000000, 0x055f, 0x2810, /* 2/2/2/2/8/8 */
|
|
CK_16XX },
|
|
{ 48000000, 12000000, 192000000, 0x0baf, 0x2810, /* 4/4/4/8/8/8 */
|
|
CK_16XX },
|
|
{ 24000000, 12000000, 192000000, 0x0fff, 0x2810, /* 8/8/8/8/8/8 */
|
|
CK_16XX },
|
|
{ 182000000, 13000000, 182000000, 0x050e, 0x2710, /* 1/1/2/2/4/8 */
|
|
CK_7XX },
|
|
{ 168000000, 12000000, 168000000, 0x010f, 0x2710, /* 1/1/1/2/8/8 */
|
|
CK_16XX|CK_7XX },
|
|
{ 150000000, 12000000, 150000000, 0x010a, 0x2cb0, /* 1/1/1/2/4/4 */
|
|
CK_1510 },
|
|
{ 120000000, 12000000, 120000000, 0x010a, 0x2510, /* 1/1/1/2/4/4 */
|
|
CK_16XX|CK_1510|CK_310|CK_7XX },
|
|
{ 96000000, 12000000, 96000000, 0x0005, 0x2410, /* 1/1/1/1/2/2 */
|
|
CK_16XX|CK_1510|CK_310|CK_7XX },
|
|
{ 60000000, 12000000, 60000000, 0x0005, 0x2290, /* 1/1/1/1/2/2 */
|
|
CK_16XX|CK_1510|CK_310|CK_7XX },
|
|
{ 30000000, 12000000, 60000000, 0x0555, 0x2290, /* 2/2/2/2/2/2 */
|
|
CK_16XX|CK_1510|CK_310|CK_7XX },
|
|
{ 0, 0, 0, 0, 0 },
|
|
};
|
|
|