mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-30 02:06:49 +07:00
5876c940c0
Starting with OMAP5, the following registers are per-channel and not common to a all VC channels: - SMPS I2C slave address - SMPS voltage register address offset - SMPS cmd/value register address offset - VC channel configuration register Move these from the channel-common struct into the per-channel struct to support OMAP5. Signed-off-by: Kevin Hilman <khilman@ti.com>
90 lines
3.1 KiB
C
90 lines
3.1 KiB
C
/*
|
|
* OMAP4 Voltage Controller (VC) data
|
|
*
|
|
* Copyright (C) 2007, 2010 Texas Instruments, Inc.
|
|
* Rajendra Nayak <rnayak@ti.com>
|
|
* Lesly A M <x0080970@ti.com>
|
|
* Thara Gopinath <thara@ti.com>
|
|
*
|
|
* Copyright (C) 2008, 2011 Nokia Corporation
|
|
* Kalle Jokiniemi
|
|
* Paul Walmsley
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
#include <linux/io.h>
|
|
#include <linux/err.h>
|
|
#include <linux/init.h>
|
|
|
|
#include <plat/common.h>
|
|
|
|
#include "prm44xx.h"
|
|
#include "prm-regbits-44xx.h"
|
|
#include "voltage.h"
|
|
|
|
#include "vc.h"
|
|
|
|
/*
|
|
* VC data common to 44xx chips
|
|
* XXX This stuff presumably belongs in the vc3xxx.c or vc.c file.
|
|
*/
|
|
static const struct omap_vc_common omap4_vc_common = {
|
|
.bypass_val_reg = OMAP4_PRM_VC_VAL_BYPASS_OFFSET,
|
|
.data_shift = OMAP4430_DATA_SHIFT,
|
|
.slaveaddr_shift = OMAP4430_SLAVEADDR_SHIFT,
|
|
.regaddr_shift = OMAP4430_REGADDR_SHIFT,
|
|
.valid = OMAP4430_VALID_MASK,
|
|
.cmd_on_shift = OMAP4430_ON_SHIFT,
|
|
.cmd_on_mask = OMAP4430_ON_MASK,
|
|
.cmd_onlp_shift = OMAP4430_ONLP_SHIFT,
|
|
.cmd_ret_shift = OMAP4430_RET_SHIFT,
|
|
.cmd_off_shift = OMAP4430_OFF_SHIFT,
|
|
.i2c_cfg_reg = OMAP4_PRM_VC_CFG_I2C_MODE_OFFSET,
|
|
.i2c_cfg_hsen_mask = OMAP4430_HSMODEEN_MASK,
|
|
.i2c_mcode_mask = OMAP4430_HSMCODE_MASK,
|
|
};
|
|
|
|
/* VC instance data for each controllable voltage line */
|
|
struct omap_vc_channel omap4_vc_mpu = {
|
|
.flags = OMAP_VC_CHANNEL_DEFAULT | OMAP_VC_CHANNEL_CFG_MUTANT,
|
|
.common = &omap4_vc_common,
|
|
.smps_sa_reg = OMAP4_PRM_VC_SMPS_SA_OFFSET,
|
|
.smps_volra_reg = OMAP4_PRM_VC_VAL_SMPS_RA_VOL_OFFSET,
|
|
.smps_cmdra_reg = OMAP4_PRM_VC_VAL_SMPS_RA_CMD_OFFSET,
|
|
.cfg_channel_reg = OMAP4_PRM_VC_CFG_CHANNEL_OFFSET,
|
|
.cmdval_reg = OMAP4_PRM_VC_VAL_CMD_VDD_MPU_L_OFFSET,
|
|
.smps_sa_mask = OMAP4430_SA_VDD_MPU_L_PRM_VC_SMPS_SA_MASK,
|
|
.smps_volra_mask = OMAP4430_VOLRA_VDD_MPU_L_MASK,
|
|
.smps_cmdra_mask = OMAP4430_CMDRA_VDD_MPU_L_MASK,
|
|
.cfg_channel_sa_shift = OMAP4430_SA_VDD_MPU_L_SHIFT,
|
|
};
|
|
|
|
struct omap_vc_channel omap4_vc_iva = {
|
|
.common = &omap4_vc_common,
|
|
.smps_sa_reg = OMAP4_PRM_VC_SMPS_SA_OFFSET,
|
|
.smps_volra_reg = OMAP4_PRM_VC_VAL_SMPS_RA_VOL_OFFSET,
|
|
.smps_cmdra_reg = OMAP4_PRM_VC_VAL_SMPS_RA_CMD_OFFSET,
|
|
.cfg_channel_reg = OMAP4_PRM_VC_CFG_CHANNEL_OFFSET,
|
|
.cmdval_reg = OMAP4_PRM_VC_VAL_CMD_VDD_IVA_L_OFFSET,
|
|
.smps_sa_mask = OMAP4430_SA_VDD_IVA_L_PRM_VC_SMPS_SA_MASK,
|
|
.smps_volra_mask = OMAP4430_VOLRA_VDD_IVA_L_MASK,
|
|
.smps_cmdra_mask = OMAP4430_CMDRA_VDD_IVA_L_MASK,
|
|
.cfg_channel_sa_shift = OMAP4430_SA_VDD_IVA_L_SHIFT,
|
|
};
|
|
|
|
struct omap_vc_channel omap4_vc_core = {
|
|
.common = &omap4_vc_common,
|
|
.smps_sa_reg = OMAP4_PRM_VC_SMPS_SA_OFFSET,
|
|
.smps_volra_reg = OMAP4_PRM_VC_VAL_SMPS_RA_VOL_OFFSET,
|
|
.smps_cmdra_reg = OMAP4_PRM_VC_VAL_SMPS_RA_CMD_OFFSET,
|
|
.cfg_channel_reg = OMAP4_PRM_VC_CFG_CHANNEL_OFFSET,
|
|
.cmdval_reg = OMAP4_PRM_VC_VAL_CMD_VDD_CORE_L_OFFSET,
|
|
.smps_sa_mask = OMAP4430_SA_VDD_CORE_L_0_6_MASK,
|
|
.smps_volra_mask = OMAP4430_VOLRA_VDD_CORE_L_MASK,
|
|
.smps_cmdra_mask = OMAP4430_CMDRA_VDD_CORE_L_MASK,
|
|
.cfg_channel_sa_shift = OMAP4430_SA_VDD_CORE_L_SHIFT,
|
|
};
|
|
|