mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
28111dda37
* Instantiate GIC from C board code in legacy builds on r8a7790 and r8a73a4 -----BEGIN PGP SIGNATURE----- Version: GnuPG v1 iQIcBAABAgAGBQJUytABAAoJENfPZGlqN0++qrkP/R2n+rHBNvZTW4p88IZcZ37O 7zRXCkcXLHHVfKp8XHEMrhH/Pc7uIonWgq3SIKHDlK9UwAvfOdLPj2CMGm7bN+Ea +fgT6Qe1UP9kgbsH1whovsR3CzjLDqxmlhfjTkrmu5UjFNGQuv/iFVkkzViSCDYd YkSIYxybAlH3Nd7xxNFG54LzjCPauY2V76JM76/3j24m+zxZverY8sN46PtKryGg /toQzuVeimpz4BtObXZAi7Y7eWvvYUtELGshTTGKBmtRhLWGZDrS+60KpMDVoKtK f135X2taKm2jIiKPXCPMQTOWsXBls1TuxIGssiIysPU6t5OCSuNd/M1RiKDhZhE3 J4L4vCMq/Gn2XbYe2+O0PNkLxuWepSZ4VRzALZCPhP48CYGrazP63JWTnjROcC61 5bxuUtWMUVHF52hEWf6bXEiAEBNZP7u8kBc02drsscQHM/N3SiFcIxK/nGlIVMjy Qt01fYR+zZZ2v5OhQHeEe7lBfUMnKA9+QLHR4dJ32oJvyAFiDImLsrEBiVlTDk47 gYJXmqGp2GWgB1H2mDiopHg+ERsavK9P7FL9juYG3OdvFPFuQwktJDSpN+Y0GZMV wRADV2/ylZBw48DidX86TD3gwtV7gP995nHvQJ2nv+/Kjq58uR4AHwn0wVHPldCE cDf5IYwdvD0a42id6zb5 =/Oq9 -----END PGP SIGNATURE----- Merge tag 'renesas-soc-fixes3-for-v3.19' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas into fixes Merge "Third Round of Renesas ARM Based SoC Fixes for v3.19" from Simon Horman: * Instantiate GIC from C board code in legacy builds on r8a7790 and r8a73a4 * tag 'renesas-soc-fixes3-for-v3.19' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas: ARM: shmobile: r8a7790: Instantiate GIC from C board code in legacy builds ARM: shmobile: r8a73a4: Instantiate GIC from C board code in legacy builds Signed-off-by: Olof Johansson <olof@lixom.net>
113 lines
3.1 KiB
C
113 lines
3.1 KiB
C
/*
|
|
* SH-Mobile Timer
|
|
*
|
|
* Copyright (C) 2010 Magnus Damm
|
|
* Copyright (C) 2002 - 2009 Paul Mundt
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
#include <linux/platform_device.h>
|
|
#include <linux/clocksource.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/of_address.h>
|
|
|
|
static void __init shmobile_setup_delay_hz(unsigned int max_cpu_core_hz,
|
|
unsigned int mult, unsigned int div)
|
|
{
|
|
/* calculate a worst-case loops-per-jiffy value
|
|
* based on maximum cpu core hz setting and the
|
|
* __delay() implementation in arch/arm/lib/delay.S
|
|
*
|
|
* this will result in a longer delay than expected
|
|
* when the cpu core runs on lower frequencies.
|
|
*/
|
|
|
|
unsigned int value = HZ * div / mult;
|
|
|
|
if (!preset_lpj)
|
|
preset_lpj = max_cpu_core_hz / value;
|
|
}
|
|
|
|
void __init shmobile_init_delay(void)
|
|
{
|
|
struct device_node *np, *cpus;
|
|
bool is_a7_a8_a9 = false;
|
|
bool is_a15 = false;
|
|
bool has_arch_timer = false;
|
|
u32 max_freq = 0;
|
|
|
|
cpus = of_find_node_by_path("/cpus");
|
|
if (!cpus)
|
|
return;
|
|
|
|
for_each_child_of_node(cpus, np) {
|
|
u32 freq;
|
|
|
|
if (!of_property_read_u32(np, "clock-frequency", &freq))
|
|
max_freq = max(max_freq, freq);
|
|
|
|
if (of_device_is_compatible(np, "arm,cortex-a8") ||
|
|
of_device_is_compatible(np, "arm,cortex-a9")) {
|
|
is_a7_a8_a9 = true;
|
|
} else if (of_device_is_compatible(np, "arm,cortex-a7")) {
|
|
is_a7_a8_a9 = true;
|
|
has_arch_timer = true;
|
|
} else if (of_device_is_compatible(np, "arm,cortex-a15")) {
|
|
is_a15 = true;
|
|
has_arch_timer = true;
|
|
}
|
|
}
|
|
|
|
of_node_put(cpus);
|
|
|
|
if (!max_freq)
|
|
return;
|
|
|
|
#ifdef CONFIG_ARCH_SHMOBILE_LEGACY
|
|
/* Non-multiplatform r8a73a4 SoC cannot use arch timer due
|
|
* to GIC being initialized from C and arch timer via DT */
|
|
if (of_machine_is_compatible("renesas,r8a73a4"))
|
|
has_arch_timer = false;
|
|
|
|
/* Non-multiplatform r8a7790 SoC cannot use arch timer due
|
|
* to GIC being initialized from C and arch timer via DT */
|
|
if (of_machine_is_compatible("renesas,r8a7790"))
|
|
has_arch_timer = false;
|
|
#endif
|
|
|
|
if (!has_arch_timer || !IS_ENABLED(CONFIG_ARM_ARCH_TIMER)) {
|
|
if (is_a7_a8_a9)
|
|
shmobile_setup_delay_hz(max_freq, 1, 3);
|
|
else if (is_a15)
|
|
shmobile_setup_delay_hz(max_freq, 2, 4);
|
|
}
|
|
}
|
|
|
|
static void __init shmobile_late_time_init(void)
|
|
{
|
|
/*
|
|
* Make sure all compiled-in early timers register themselves.
|
|
*
|
|
* Run probe() for two "earlytimer" devices, these will be the
|
|
* clockevents and clocksource devices respectively. In the event
|
|
* that only a clockevents device is available, we -ENODEV on the
|
|
* clocksource and the jiffies clocksource is used transparently
|
|
* instead. No error handling is necessary here.
|
|
*/
|
|
early_platform_driver_register_all("earlytimer");
|
|
early_platform_driver_probe("earlytimer", 2, 0);
|
|
}
|
|
|
|
void __init shmobile_earlytimer_init(void)
|
|
{
|
|
late_time_init = shmobile_late_time_init;
|
|
}
|
|
|