Charlene Liu 8bb3d7e7b5 drm/amd/display: used optimum VSTARTUP instead of MaxVStartup ... [Description] Features that are desirable for minimizing the Global Sync Period: DRR and lateflip Signed-off-by: Charlene Liu <charlene.liu@amd.com> Reviewed-by: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com> Acked-by: Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>		2019-06-22 09:34:12 -05:00
..
dcn20_dccg.c	drm/amd/display: Add DCN2 clk mgr	2019-06-21 18:59:34 -05:00
dcn20_dccg.h	drm/amd/display: Add DCN2 clk mgr	2019-06-21 18:59:34 -05:00
dcn20_dpp_cm.c	drm/amd/display: Add DCN2 DPP	2019-06-21 18:59:34 -05:00
dcn20_dpp.c	drm/amd/display: Make sure line size is not zero in DCN2 line buffer size calculations	2019-06-22 09:34:11 -05:00
dcn20_dpp.h	drm/amd/display: Add DCN2 DPP	2019-06-21 18:59:34 -05:00
dcn20_dsc.c	drm/amd/display: fix dsc validation	2019-06-22 09:34:08 -05:00
dcn20_dsc.h	drm/amd/display: fix dsc validation	2019-06-22 09:34:08 -05:00
dcn20_dwb_scl.c	drm/amd/display: Add DCN2 DWB	2019-06-21 18:59:35 -05:00
dcn20_dwb.c	drm/amd/display: [backport] dwb dm + efc support	2019-06-22 09:34:11 -05:00
dcn20_dwb.h	drm/amd/display: Add DCN2 DWB	2019-06-21 18:59:35 -05:00
dcn20_hubbub.c	drm/amd/display: DCHUB requestors numbers for Navi.	2019-06-22 09:34:11 -05:00
dcn20_hubbub.h	drm/amd/display: Refactor program watermark.	2019-06-22 09:34:10 -05:00
dcn20_hubp.c	drm/amd/display: Add hubp_init entry to hubp vtable	2019-06-22 09:34:10 -05:00
dcn20_hubp.h	drm/amd/display: Add hubp_init entry to hubp vtable	2019-06-22 09:34:10 -05:00
dcn20_hwseq.c	drm/amd/display: Remove OPP clock programming on plane disable	2019-06-22 09:34:11 -05:00
dcn20_hwseq.h	drm/amd/display: [backport] dwb dm + efc support	2019-06-22 09:34:11 -05:00
dcn20_link_encoder.c	drm/amd/display: block passive dongle EDID Emulation for USB-C ports	2019-06-22 09:34:11 -05:00
dcn20_link_encoder.h	drm/amd/display: Add DSC support for Navi (v2)	2019-06-22 09:34:07 -05:00
dcn20_mmhubbub.c	drm/amd/display: Add DCN2 MMHUBBUB	2019-06-21 18:59:34 -05:00
dcn20_mmhubbub.h	drm/amd/display: Add DCN2 MMHUBBUB	2019-06-21 18:59:34 -05:00
dcn20_mpc.c	drm/amd/display: Add DCN2 MPC	2019-06-21 18:59:34 -05:00
dcn20_mpc.h	drm/amd/display: Add DCN2 MPC	2019-06-21 18:59:34 -05:00
dcn20_opp.c	drm/amd/display: Add DCN2 OPP	2019-06-21 18:59:34 -05:00
dcn20_opp.h	drm/amd/display: Add DCN2 OPP	2019-06-21 18:59:34 -05:00
dcn20_optc.c	drm/amd/display: Do a reg update instead of set when writing ODM color format	2019-06-22 09:34:11 -05:00
dcn20_optc.h	drm/amd/display: Fix ODM combine data format	2019-06-22 09:34:10 -05:00
dcn20_resource.c	drm/amd/display: used optimum VSTARTUP instead of MaxVStartup	2019-06-22 09:34:12 -05:00
dcn20_resource.h	drm/amd/display: Acquire DSC HW resource only if required by stream	2019-06-22 09:34:10 -05:00
dcn20_stream_encoder.c	drm/amd/display: navi10 bring up skip dsc encoder config	2019-06-22 09:34:08 -05:00
dcn20_stream_encoder.h	drm/amd/display: Refactor DIO stream encoder	2019-06-22 09:34:08 -05:00
dcn20_vmid.c	drm/amd/display: Add DCN2 VMID	2019-06-21 18:59:35 -05:00
dcn20_vmid.h	drm/amd/display: Add DCN2 VMID	2019-06-21 18:59:35 -05:00
Makefile	drm/amd/display: Create DWB resource for DCN2	2019-06-22 09:34:11 -05:00