mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-14 18:06:48 +07:00
0c3263870f
This includes conversion to new style irq_chip functions, and
correctly enabling/disabling per-CPU interrupts.
The hardware interrupt bit to irq number mapping is now done with a
flexible map, instead of by bit twiddling the irq number.
[ tglx: Adjusted to new irq_cpu_on/offline callbacks and
__irq_set_affinity_lock ]
Signed-off-by: David Daney <ddaney@caviumnetworks.com>
Cc: linux-mips@linux-mips.org
Cc: ralf@linux-mips.org
LKML-Reference: <1301081931-11240-5-git-send-email-ddaney@caviumnetworks.com>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
263 lines
8.4 KiB
C
263 lines
8.4 KiB
C
/*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (C) 2004-2008 Cavium Networks
|
|
*/
|
|
#ifndef __ASM_OCTEON_OCTEON_H
|
|
#define __ASM_OCTEON_OCTEON_H
|
|
|
|
#include "cvmx.h"
|
|
|
|
extern uint64_t octeon_bootmem_alloc_range_phys(uint64_t size,
|
|
uint64_t alignment,
|
|
uint64_t min_addr,
|
|
uint64_t max_addr,
|
|
int do_locking);
|
|
extern void *octeon_bootmem_alloc(uint64_t size, uint64_t alignment,
|
|
int do_locking);
|
|
extern void *octeon_bootmem_alloc_range(uint64_t size, uint64_t alignment,
|
|
uint64_t min_addr, uint64_t max_addr,
|
|
int do_locking);
|
|
extern void *octeon_bootmem_alloc_named(uint64_t size, uint64_t alignment,
|
|
char *name);
|
|
extern void *octeon_bootmem_alloc_named_range(uint64_t size, uint64_t min_addr,
|
|
uint64_t max_addr, uint64_t align,
|
|
char *name);
|
|
extern void *octeon_bootmem_alloc_named_address(uint64_t size, uint64_t address,
|
|
char *name);
|
|
extern int octeon_bootmem_free_named(char *name);
|
|
extern void octeon_bootmem_lock(void);
|
|
extern void octeon_bootmem_unlock(void);
|
|
|
|
extern int octeon_is_simulation(void);
|
|
extern int octeon_is_pci_host(void);
|
|
extern int octeon_usb_is_ref_clk(void);
|
|
extern uint64_t octeon_get_clock_rate(void);
|
|
extern u64 octeon_get_io_clock_rate(void);
|
|
extern const char *octeon_board_type_string(void);
|
|
extern const char *octeon_get_pci_interrupts(void);
|
|
extern int octeon_get_southbridge_interrupt(void);
|
|
extern int octeon_get_boot_coremask(void);
|
|
extern int octeon_get_boot_num_arguments(void);
|
|
extern const char *octeon_get_boot_argument(int arg);
|
|
extern void octeon_hal_setup_reserved32(void);
|
|
extern void octeon_user_io_init(void);
|
|
struct octeon_cop2_state;
|
|
extern unsigned long octeon_crypto_enable(struct octeon_cop2_state *state);
|
|
extern void octeon_crypto_disable(struct octeon_cop2_state *state,
|
|
unsigned long flags);
|
|
extern asmlinkage void octeon_cop2_restore(struct octeon_cop2_state *task);
|
|
|
|
extern void octeon_init_cvmcount(void);
|
|
extern void octeon_setup_delays(void);
|
|
|
|
#define OCTEON_ARGV_MAX_ARGS 64
|
|
#define OCTOEN_SERIAL_LEN 20
|
|
|
|
struct octeon_boot_descriptor {
|
|
/* Start of block referenced by assembly code - do not change! */
|
|
uint32_t desc_version;
|
|
uint32_t desc_size;
|
|
uint64_t stack_top;
|
|
uint64_t heap_base;
|
|
uint64_t heap_end;
|
|
/* Only used by bootloader */
|
|
uint64_t entry_point;
|
|
uint64_t desc_vaddr;
|
|
/* End of This block referenced by assembly code - do not change! */
|
|
uint32_t exception_base_addr;
|
|
uint32_t stack_size;
|
|
uint32_t heap_size;
|
|
/* Argc count for application. */
|
|
uint32_t argc;
|
|
uint32_t argv[OCTEON_ARGV_MAX_ARGS];
|
|
|
|
#define BOOT_FLAG_INIT_CORE (1 << 0)
|
|
#define OCTEON_BL_FLAG_DEBUG (1 << 1)
|
|
#define OCTEON_BL_FLAG_NO_MAGIC (1 << 2)
|
|
/* If set, use uart1 for console */
|
|
#define OCTEON_BL_FLAG_CONSOLE_UART1 (1 << 3)
|
|
/* If set, use PCI console */
|
|
#define OCTEON_BL_FLAG_CONSOLE_PCI (1 << 4)
|
|
/* Call exit on break on serial port */
|
|
#define OCTEON_BL_FLAG_BREAK (1 << 5)
|
|
|
|
uint32_t flags;
|
|
uint32_t core_mask;
|
|
/* DRAM size in megabyes. */
|
|
uint32_t dram_size;
|
|
/* physical address of free memory descriptor block. */
|
|
uint32_t phy_mem_desc_addr;
|
|
/* used to pass flags from app to debugger. */
|
|
uint32_t debugger_flags_base_addr;
|
|
/* CPU clock speed, in hz. */
|
|
uint32_t eclock_hz;
|
|
/* DRAM clock speed, in hz. */
|
|
uint32_t dclock_hz;
|
|
/* SPI4 clock in hz. */
|
|
uint32_t spi_clock_hz;
|
|
uint16_t board_type;
|
|
uint8_t board_rev_major;
|
|
uint8_t board_rev_minor;
|
|
uint16_t chip_type;
|
|
uint8_t chip_rev_major;
|
|
uint8_t chip_rev_minor;
|
|
char board_serial_number[OCTOEN_SERIAL_LEN];
|
|
uint8_t mac_addr_base[6];
|
|
uint8_t mac_addr_count;
|
|
uint64_t cvmx_desc_vaddr;
|
|
};
|
|
|
|
union octeon_cvmemctl {
|
|
uint64_t u64;
|
|
struct {
|
|
/* RO 1 = BIST fail, 0 = BIST pass */
|
|
uint64_t tlbbist:1;
|
|
/* RO 1 = BIST fail, 0 = BIST pass */
|
|
uint64_t l1cbist:1;
|
|
/* RO 1 = BIST fail, 0 = BIST pass */
|
|
uint64_t l1dbist:1;
|
|
/* RO 1 = BIST fail, 0 = BIST pass */
|
|
uint64_t dcmbist:1;
|
|
/* RO 1 = BIST fail, 0 = BIST pass */
|
|
uint64_t ptgbist:1;
|
|
/* RO 1 = BIST fail, 0 = BIST pass */
|
|
uint64_t wbfbist:1;
|
|
/* Reserved */
|
|
uint64_t reserved:22;
|
|
/* R/W If set, marked write-buffer entries time out
|
|
* the same as as other entries; if clear, marked
|
|
* write-buffer entries use the maximum timeout. */
|
|
uint64_t dismarkwblongto:1;
|
|
/* R/W If set, a merged store does not clear the
|
|
* write-buffer entry timeout state. */
|
|
uint64_t dismrgclrwbto:1;
|
|
/* R/W Two bits that are the MSBs of the resultant
|
|
* CVMSEG LM word location for an IOBDMA. The other 8
|
|
* bits come from the SCRADDR field of the IOBDMA. */
|
|
uint64_t iobdmascrmsb:2;
|
|
/* R/W If set, SYNCWS and SYNCS only order marked
|
|
* stores; if clear, SYNCWS and SYNCS only order
|
|
* unmarked stores. SYNCWSMARKED has no effect when
|
|
* DISSYNCWS is set. */
|
|
uint64_t syncwsmarked:1;
|
|
/* R/W If set, SYNCWS acts as SYNCW and SYNCS acts as
|
|
* SYNC. */
|
|
uint64_t dissyncws:1;
|
|
/* R/W If set, no stall happens on write buffer
|
|
* full. */
|
|
uint64_t diswbfst:1;
|
|
/* R/W If set (and SX set), supervisor-level
|
|
* loads/stores can use XKPHYS addresses with
|
|
* VA<48>==0 */
|
|
uint64_t xkmemenas:1;
|
|
/* R/W If set (and UX set), user-level loads/stores
|
|
* can use XKPHYS addresses with VA<48>==0 */
|
|
uint64_t xkmemenau:1;
|
|
/* R/W If set (and SX set), supervisor-level
|
|
* loads/stores can use XKPHYS addresses with
|
|
* VA<48>==1 */
|
|
uint64_t xkioenas:1;
|
|
/* R/W If set (and UX set), user-level loads/stores
|
|
* can use XKPHYS addresses with VA<48>==1 */
|
|
uint64_t xkioenau:1;
|
|
/* R/W If set, all stores act as SYNCW (NOMERGE must
|
|
* be set when this is set) RW, reset to 0. */
|
|
uint64_t allsyncw:1;
|
|
/* R/W If set, no stores merge, and all stores reach
|
|
* the coherent bus in order. */
|
|
uint64_t nomerge:1;
|
|
/* R/W Selects the bit in the counter used for DID
|
|
* time-outs 0 = 231, 1 = 230, 2 = 229, 3 =
|
|
* 214. Actual time-out is between 1x and 2x this
|
|
* interval. For example, with DIDTTO=3, expiration
|
|
* interval is between 16K and 32K. */
|
|
uint64_t didtto:2;
|
|
/* R/W If set, the (mem) CSR clock never turns off. */
|
|
uint64_t csrckalwys:1;
|
|
/* R/W If set, mclk never turns off. */
|
|
uint64_t mclkalwys:1;
|
|
/* R/W Selects the bit in the counter used for write
|
|
* buffer flush time-outs (WBFLT+11) is the bit
|
|
* position in an internal counter used to determine
|
|
* expiration. The write buffer expires between 1x and
|
|
* 2x this interval. For example, with WBFLT = 0, a
|
|
* write buffer expires between 2K and 4K cycles after
|
|
* the write buffer entry is allocated. */
|
|
uint64_t wbfltime:3;
|
|
/* R/W If set, do not put Istream in the L2 cache. */
|
|
uint64_t istrnol2:1;
|
|
/* R/W The write buffer threshold. */
|
|
uint64_t wbthresh:4;
|
|
/* Reserved */
|
|
uint64_t reserved2:2;
|
|
/* R/W If set, CVMSEG is available for loads/stores in
|
|
* kernel/debug mode. */
|
|
uint64_t cvmsegenak:1;
|
|
/* R/W If set, CVMSEG is available for loads/stores in
|
|
* supervisor mode. */
|
|
uint64_t cvmsegenas:1;
|
|
/* R/W If set, CVMSEG is available for loads/stores in
|
|
* user mode. */
|
|
uint64_t cvmsegenau:1;
|
|
/* R/W Size of local memory in cache blocks, 54 (6912
|
|
* bytes) is max legal value. */
|
|
uint64_t lmemsz:6;
|
|
} s;
|
|
};
|
|
|
|
struct octeon_cf_data {
|
|
unsigned long base_region_bias;
|
|
unsigned int base_region; /* The chip select region used by CF */
|
|
int is16bit; /* 0 - 8bit, !0 - 16bit */
|
|
int dma_engine; /* -1 for no DMA */
|
|
};
|
|
|
|
struct octeon_i2c_data {
|
|
unsigned int sys_freq;
|
|
unsigned int i2c_freq;
|
|
};
|
|
|
|
extern void octeon_write_lcd(const char *s);
|
|
extern void octeon_check_cpu_bist(void);
|
|
extern int octeon_get_boot_debug_flag(void);
|
|
extern int octeon_get_boot_uart(void);
|
|
|
|
struct uart_port;
|
|
extern unsigned int octeon_serial_in(struct uart_port *, int);
|
|
extern void octeon_serial_out(struct uart_port *, int, int);
|
|
|
|
/**
|
|
* Write a 32bit value to the Octeon NPI register space
|
|
*
|
|
* @address: Address to write to
|
|
* @val: Value to write
|
|
*/
|
|
static inline void octeon_npi_write32(uint64_t address, uint32_t val)
|
|
{
|
|
cvmx_write64_uint32(address ^ 4, val);
|
|
cvmx_read64_uint32(address ^ 4);
|
|
}
|
|
|
|
|
|
/**
|
|
* Read a 32bit value from the Octeon NPI register space
|
|
*
|
|
* @address: Address to read
|
|
* Returns The result
|
|
*/
|
|
static inline uint32_t octeon_npi_read32(uint64_t address)
|
|
{
|
|
return cvmx_read64_uint32(address ^ 4);
|
|
}
|
|
|
|
extern struct cvmx_bootinfo *octeon_bootinfo;
|
|
|
|
extern uint64_t octeon_bootloader_entry_addr;
|
|
|
|
extern void (*octeon_irq_setup_secondary)(void);
|
|
|
|
#endif /* __ASM_OCTEON_OCTEON_H */
|