mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-12 11:56:42 +07:00
72ea48610d
Add clock drivers for hi6220 SoC, this driver controls the SoC registers to supply different clocks to different IPs in the SoC. We add one divider clock for hi6220 because the divider in hi6220 also has a mask bit but it doesnot obey the rule defined by flag "CLK_DIVIDER_HIWORD_MASK", we can not get index of the mask bit by left shift fixed bits (e.g. 16 bits), so we add this divider clock to handle it. Signed-off-by: Jorge Ramirez-Ortiz <jorge.ramirez-ortiz@linaro.org> Signed-off-by: Bintian Wang <bintian.wang@huawei.com> Acked-by: Haojian Zhuang <haojian.zhuang@linaro.org> Reviewed-by: Zhangfei Gao <zhangfei.gao@linaro.org> Tested-by: Will Deacon <will.deacon@arm.com> Tested-by: Tyler Baker <tyler.baker@linaro.org> Tested-by: Kevin Hilman <khilman@linaro.org> Signed-off-by: Michael Turquette <mturquette@linaro.org>
11 lines
271 B
Makefile
11 lines
271 B
Makefile
#
|
|
# Hisilicon Clock specific Makefile
|
|
#
|
|
|
|
obj-y += clk.o clkgate-separated.o clkdivider-hi6220.o
|
|
|
|
obj-$(CONFIG_ARCH_HI3xxx) += clk-hi3620.o
|
|
obj-$(CONFIG_ARCH_HIP04) += clk-hip04.o
|
|
obj-$(CONFIG_ARCH_HIX5HD2) += clk-hix5hd2.o
|
|
obj-$(CONFIG_COMMON_CLK_HI6220) += clk-hi6220.o
|