mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-26 08:30:53 +07:00
fa26c71aaf
This patch adds local definitions of required watchdog registers and bitfields to the uncompress header, allowing to remove the dependency on plat/regs-watchdog.h header and the ugly hack to replace virtual with physical addresses. In addition, it fixes reboot on decompression failure feature, due to the mentioned ugly hack not working anymore (the macro being redefined got renamed, without fixing this code). Signed-off-by: Tomasz Figa <tomasz.figa@gmail.com> Tested-by: Sylwester Nawrocki <sylvester.nawrocki@gmail.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
174 lines
3.5 KiB
C
174 lines
3.5 KiB
C
/* arch/arm/plat-samsung/include/plat/uncompress.h
|
|
*
|
|
* Copyright 2003, 2007 Simtec Electronics
|
|
* http://armlinux.simtec.co.uk/
|
|
* Ben Dooks <ben@simtec.co.uk>
|
|
*
|
|
* S3C - uncompress code
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __ASM_PLAT_UNCOMPRESS_H
|
|
#define __ASM_PLAT_UNCOMPRESS_H
|
|
|
|
typedef unsigned int upf_t; /* cannot include linux/serial_core.h */
|
|
|
|
/* uart setup */
|
|
|
|
unsigned int fifo_mask;
|
|
unsigned int fifo_max;
|
|
|
|
volatile u8 *uart_base;
|
|
|
|
/* forward declerations */
|
|
|
|
static void arch_detect_cpu(void);
|
|
|
|
/* defines for UART registers */
|
|
|
|
#include <plat/regs-serial.h>
|
|
|
|
/* working in physical space... */
|
|
#define S3C_WDOGREG(x) ((S3C_PA_WDT + (x)))
|
|
|
|
#define S3C2410_WTCON S3C_WDOGREG(0x00)
|
|
#define S3C2410_WTDAT S3C_WDOGREG(0x04)
|
|
#define S3C2410_WTCNT S3C_WDOGREG(0x08)
|
|
|
|
#define S3C2410_WTCON_RSTEN (1 << 0)
|
|
#define S3C2410_WTCON_ENABLE (1 << 5)
|
|
|
|
#define S3C2410_WTCON_DIV128 (3 << 3)
|
|
|
|
#define S3C2410_WTCON_PRESCALE(x) ((x) << 8)
|
|
|
|
/* how many bytes we allow into the FIFO at a time in FIFO mode */
|
|
#define FIFO_MAX (14)
|
|
|
|
static __inline__ void
|
|
uart_wr(unsigned int reg, unsigned int val)
|
|
{
|
|
volatile unsigned int *ptr;
|
|
|
|
ptr = (volatile unsigned int *)(reg + uart_base);
|
|
*ptr = val;
|
|
}
|
|
|
|
static __inline__ unsigned int
|
|
uart_rd(unsigned int reg)
|
|
{
|
|
volatile unsigned int *ptr;
|
|
|
|
ptr = (volatile unsigned int *)(reg + uart_base);
|
|
return *ptr;
|
|
}
|
|
|
|
/* we can deal with the case the UARTs are being run
|
|
* in FIFO mode, so that we don't hold up our execution
|
|
* waiting for tx to happen...
|
|
*/
|
|
|
|
static void putc(int ch)
|
|
{
|
|
if (!config_enabled(CONFIG_DEBUG_LL))
|
|
return;
|
|
|
|
if (uart_rd(S3C2410_UFCON) & S3C2410_UFCON_FIFOMODE) {
|
|
int level;
|
|
|
|
while (1) {
|
|
level = uart_rd(S3C2410_UFSTAT);
|
|
level &= fifo_mask;
|
|
|
|
if (level < fifo_max)
|
|
break;
|
|
}
|
|
|
|
} else {
|
|
/* not using fifos */
|
|
|
|
while ((uart_rd(S3C2410_UTRSTAT) & S3C2410_UTRSTAT_TXE) != S3C2410_UTRSTAT_TXE)
|
|
barrier();
|
|
}
|
|
|
|
/* write byte to transmission register */
|
|
uart_wr(S3C2410_UTXH, ch);
|
|
}
|
|
|
|
static inline void flush(void)
|
|
{
|
|
}
|
|
|
|
#define __raw_writel(d, ad) \
|
|
do { \
|
|
*((volatile unsigned int __force *)(ad)) = (d); \
|
|
} while (0)
|
|
|
|
#ifdef CONFIG_S3C_BOOT_ERROR_RESET
|
|
|
|
static void arch_decomp_error(const char *x)
|
|
{
|
|
putstr("\n\n");
|
|
putstr(x);
|
|
putstr("\n\n -- System resetting\n");
|
|
|
|
__raw_writel(0x4000, S3C2410_WTDAT);
|
|
__raw_writel(0x4000, S3C2410_WTCNT);
|
|
__raw_writel(S3C2410_WTCON_ENABLE | S3C2410_WTCON_DIV128 | S3C2410_WTCON_RSTEN | S3C2410_WTCON_PRESCALE(0x40), S3C2410_WTCON);
|
|
|
|
while(1);
|
|
}
|
|
|
|
#define arch_error arch_decomp_error
|
|
#endif
|
|
|
|
#ifdef CONFIG_S3C_BOOT_UART_FORCE_FIFO
|
|
static inline void arch_enable_uart_fifo(void)
|
|
{
|
|
u32 fifocon;
|
|
|
|
if (!config_enabled(CONFIG_DEBUG_LL))
|
|
return;
|
|
|
|
fifocon = uart_rd(S3C2410_UFCON);
|
|
|
|
if (!(fifocon & S3C2410_UFCON_FIFOMODE)) {
|
|
fifocon |= S3C2410_UFCON_RESETBOTH;
|
|
uart_wr(S3C2410_UFCON, fifocon);
|
|
|
|
/* wait for fifo reset to complete */
|
|
while (1) {
|
|
fifocon = uart_rd(S3C2410_UFCON);
|
|
if (!(fifocon & S3C2410_UFCON_RESETBOTH))
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
#else
|
|
#define arch_enable_uart_fifo() do { } while(0)
|
|
#endif
|
|
|
|
|
|
static void
|
|
arch_decomp_setup(void)
|
|
{
|
|
/* we may need to setup the uart(s) here if we are not running
|
|
* on an BAST... the BAST will have left the uarts configured
|
|
* after calling linux.
|
|
*/
|
|
|
|
arch_detect_cpu();
|
|
|
|
/* Enable the UART FIFOs if they where not enabled and our
|
|
* configuration says we should turn them on.
|
|
*/
|
|
|
|
arch_enable_uart_fifo();
|
|
}
|
|
|
|
|
|
#endif /* __ASM_PLAT_UNCOMPRESS_H */
|