Will Deacon 8925ec4c53 ARM: 6385/1: setup: detect aliasing I-cache when D-cache is non-aliasing ... Currently, the Kernel assumes that if a CPU has a non-aliasing D-cache then the I-cache is also non-aliasing. This may not be true on ARM cores from v6 onwards, which may have aliasing I-caches but non-aliasing D-caches. This patch adds a cpu_has_aliasing_icache function, which is called from cacheid_init and adds CACHEID_VIPT_I_ALIASING to the cacheid when appropriate. A utility macro, icache_is_vipt_aliasing(), is also provided. Signed-off-by: Will Deacon <will.deacon@arm.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>		2010-10-04 20:57:09 +01:00
..
asm	ARM: 6385/1: setup: detect aliasing I-cache when D-cache is non-aliasing	2010-10-04 20:57:09 +01:00