mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
112ed2d31a
Start partitioning off the code that talks to the hardware (GT) from the uapi layers and move the device facing code under gt/ One casualty is s/intel_ringbuffer.h/intel_engine.h/ with the plan to subdivide that header and body further (and split out the submission code from the ringbuffer and logical context handling). This patch aims to be simple motion so git can fixup inflight patches with little mess. Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk> Acked-by: Joonas Lahtinen <joonas.lahtinen@linux.intel.com> Acked-by: Jani Nikula <jani.nikula@intel.com> Acked-by: Rodrigo Vivi <rodrigo.vivi@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20190424174839.7141-1-chris@chris-wilson.co.uk
61 lines
2.4 KiB
C
61 lines
2.4 KiB
C
/*
|
|
* Copyright (c) 2015 Intel Corporation
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the next
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
* Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
|
* SOFTWARE.
|
|
*/
|
|
|
|
#ifndef INTEL_MOCS_H
|
|
#define INTEL_MOCS_H
|
|
|
|
/**
|
|
* DOC: Memory Objects Control State (MOCS)
|
|
*
|
|
* Motivation:
|
|
* In previous Gens the MOCS settings was a value that was set by user land as
|
|
* part of the batch. In Gen9 this has changed to be a single table (per ring)
|
|
* that all batches now reference by index instead of programming the MOCS
|
|
* directly.
|
|
*
|
|
* The one wrinkle in this is that only PART of the MOCS tables are included
|
|
* in context (The GFX_MOCS_0 - GFX_MOCS_64 and the LNCFCMOCS0 - LNCFCMOCS32
|
|
* registers). The rest are not (the settings for the other rings).
|
|
*
|
|
* This table needs to be set at system start-up because the way the table
|
|
* interacts with the contexts and the GmmLib interface.
|
|
*
|
|
*
|
|
* Implementation:
|
|
*
|
|
* The tables (one per supported platform) are defined in intel_mocs.c
|
|
* and are programmed in the first batch after the context is loaded
|
|
* (with the hardware workarounds). This will then let the usual
|
|
* context handling keep the MOCS in step.
|
|
*/
|
|
|
|
struct drm_i915_private;
|
|
struct i915_request;
|
|
struct intel_engine_cs;
|
|
|
|
int intel_rcs_context_init_mocs(struct i915_request *rq);
|
|
void intel_mocs_init_l3cc_table(struct drm_i915_private *dev_priv);
|
|
void intel_mocs_init_engine(struct intel_engine_cs *engine);
|
|
|
|
#endif
|