mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 12:05:06 +07:00
85743f1eb3
problem description: The current code sets UAR page size equal to system page size. The ConnectX-3 and ConnectX-3 Pro HWs require minimum 128 UAR pages. The mlx4 kernel drivers are not loaded if there is less than 128 UAR pages. solution: Always set UAR page to 4KB. This allows more UAR pages if the OS has PAGE_SIZE larger than 4KB. For example, PowerPC kernel use 64KB system page size, with 4MB uar region, there are 4MB/2/64KB = 32 uars (half for uar, half for blueflame). This does not meet minimum 128 UAR pages requirement. With 4KB UAR page, there are 4MB/2/4KB = 512 uars which meet the minimum requirement. Note that only codes in mlx4_core that deal with firmware know that uar page size is 4KB. Codes that deal with usr page in cq and qp context (mlx4_ib, mlx4_en and part of mlx4_core) still have the same assumption that uar page size equals to system page size. Note that with this implementation, on 64KB system page size kernel, there are 16 uars per system page but only one uars is used. The other 15 uars are ignored because of the above assumption. Regarding SR-IOV, mlx4_core in hypervisor will set the uar page size to 4KB and mlx4_core code in virtual OS will obtain the uar page size from firmware. Regarding backward compatibility in SR-IOV, if hypervisor has this new code, the virtual OS must be updated. If hypervisor has old code, and the virtual OS has this new code, the new code will be backward compatible with the old code. If the uar size is big enough, this new code in VF continues to work with 64 KB uar page size (on PowerPc kernel). If the uar size does not meet 128 uars requirement, this new code not loaded in VF and print the same error message as the old code in Hypervisor. Signed-off-by: Huy Nguyen <huyn@mellanox.com> Reviewed-by: Yishai Hadas <yishaih@mellanox.com> Signed-off-by: David S. Miller <davem@davemloft.net>
146 lines
4.6 KiB
C
146 lines
4.6 KiB
C
/*
|
|
* Copyright (c) 2007 Mellanox Technologies. All rights reserved.
|
|
*
|
|
* This software is available to you under a choice of one of two
|
|
* licenses. You may choose to be licensed under the terms of the GNU
|
|
* General Public License (GPL) Version 2, available from the file
|
|
* COPYING in the main directory of this source tree, or the
|
|
* OpenIB.org BSD license below:
|
|
*
|
|
* Redistribution and use in source and binary forms, with or
|
|
* without modification, are permitted provided that the following
|
|
* conditions are met:
|
|
*
|
|
* - Redistributions of source code must retain the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer.
|
|
*
|
|
* - Redistributions in binary form must reproduce the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer in the documentation and/or other materials
|
|
* provided with the distribution.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
|
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
|
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
|
* SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
#include <linux/slab.h>
|
|
#include <linux/vmalloc.h>
|
|
#include <linux/mlx4/qp.h>
|
|
|
|
#include "mlx4_en.h"
|
|
|
|
void mlx4_en_fill_qp_context(struct mlx4_en_priv *priv, int size, int stride,
|
|
int is_tx, int rss, int qpn, int cqn,
|
|
int user_prio, struct mlx4_qp_context *context)
|
|
{
|
|
struct mlx4_en_dev *mdev = priv->mdev;
|
|
struct net_device *dev = priv->dev;
|
|
|
|
memset(context, 0, sizeof *context);
|
|
context->flags = cpu_to_be32(7 << 16 | rss << MLX4_RSS_QPC_FLAG_OFFSET);
|
|
context->pd = cpu_to_be32(mdev->priv_pdn);
|
|
context->mtu_msgmax = 0xff;
|
|
if (!is_tx && !rss)
|
|
context->rq_size_stride = ilog2(size) << 3 | (ilog2(stride) - 4);
|
|
if (is_tx) {
|
|
context->sq_size_stride = ilog2(size) << 3 | (ilog2(stride) - 4);
|
|
if (mdev->dev->caps.flags2 & MLX4_DEV_CAP_FLAG2_PORT_REMAP)
|
|
context->params2 |= MLX4_QP_BIT_FPP;
|
|
|
|
} else {
|
|
context->sq_size_stride = ilog2(TXBB_SIZE) - 4;
|
|
}
|
|
context->usr_page = cpu_to_be32(mlx4_to_hw_uar_index(mdev->dev,
|
|
mdev->priv_uar.index));
|
|
context->local_qpn = cpu_to_be32(qpn);
|
|
context->pri_path.ackto = 1 & 0x07;
|
|
context->pri_path.sched_queue = 0x83 | (priv->port - 1) << 6;
|
|
if (user_prio >= 0) {
|
|
context->pri_path.sched_queue |= user_prio << 3;
|
|
context->pri_path.feup = MLX4_FEUP_FORCE_ETH_UP;
|
|
}
|
|
context->pri_path.counter_index = priv->counter_index;
|
|
context->cqn_send = cpu_to_be32(cqn);
|
|
context->cqn_recv = cpu_to_be32(cqn);
|
|
if (!rss &&
|
|
(mdev->dev->caps.flags2 & MLX4_DEV_CAP_FLAG2_LB_SRC_CHK) &&
|
|
context->pri_path.counter_index !=
|
|
MLX4_SINK_COUNTER_INDEX(mdev->dev)) {
|
|
/* disable multicast loopback to qp with same counter */
|
|
if (!(dev->features & NETIF_F_LOOPBACK))
|
|
context->pri_path.fl |= MLX4_FL_ETH_SRC_CHECK_MC_LB;
|
|
context->pri_path.control |= MLX4_CTRL_ETH_SRC_CHECK_IF_COUNTER;
|
|
}
|
|
context->db_rec_addr = cpu_to_be64(priv->res.db.dma << 2);
|
|
if (!(dev->features & NETIF_F_HW_VLAN_CTAG_RX))
|
|
context->param3 |= cpu_to_be32(1 << 30);
|
|
|
|
if (!is_tx && !rss &&
|
|
(mdev->dev->caps.tunnel_offload_mode == MLX4_TUNNEL_OFFLOAD_MODE_VXLAN)) {
|
|
en_dbg(HW, priv, "Setting RX qp %x tunnel mode to RX tunneled & non-tunneled\n", qpn);
|
|
context->srqn = cpu_to_be32(7 << 28); /* this fills bits 30:28 */
|
|
}
|
|
}
|
|
|
|
int mlx4_en_change_mcast_lb(struct mlx4_en_priv *priv, struct mlx4_qp *qp,
|
|
int loopback)
|
|
{
|
|
int ret;
|
|
struct mlx4_update_qp_params qp_params;
|
|
|
|
memset(&qp_params, 0, sizeof(qp_params));
|
|
if (!loopback)
|
|
qp_params.flags = MLX4_UPDATE_QP_PARAMS_FLAGS_ETH_CHECK_MC_LB;
|
|
|
|
ret = mlx4_update_qp(priv->mdev->dev, qp->qpn,
|
|
MLX4_UPDATE_QP_ETH_SRC_CHECK_MC_LB,
|
|
&qp_params);
|
|
|
|
return ret;
|
|
}
|
|
|
|
int mlx4_en_map_buffer(struct mlx4_buf *buf)
|
|
{
|
|
struct page **pages;
|
|
int i;
|
|
|
|
if (BITS_PER_LONG == 64 || buf->nbufs == 1)
|
|
return 0;
|
|
|
|
pages = kmalloc(sizeof *pages * buf->nbufs, GFP_KERNEL);
|
|
if (!pages)
|
|
return -ENOMEM;
|
|
|
|
for (i = 0; i < buf->nbufs; ++i)
|
|
pages[i] = virt_to_page(buf->page_list[i].buf);
|
|
|
|
buf->direct.buf = vmap(pages, buf->nbufs, VM_MAP, PAGE_KERNEL);
|
|
kfree(pages);
|
|
if (!buf->direct.buf)
|
|
return -ENOMEM;
|
|
|
|
return 0;
|
|
}
|
|
|
|
void mlx4_en_unmap_buffer(struct mlx4_buf *buf)
|
|
{
|
|
if (BITS_PER_LONG == 64 || buf->nbufs == 1)
|
|
return;
|
|
|
|
vunmap(buf->direct.buf);
|
|
}
|
|
|
|
void mlx4_en_sqp_event(struct mlx4_qp *qp, enum mlx4_event event)
|
|
{
|
|
return;
|
|
}
|
|
|