mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-25 18:30:55 +07:00
f80b6dfd5e
R8A7792 SoC doesn't have the EtherMAC core, so SMSC LAN89218 Ethernet chip was used instead on the Blanche board; this chip is compatible with SMSC LAN9115 for which there's a (device tree aware) driver. Describe the chip in the Blanche device tree; enable DHCP and NFS root in the kernel command line for the kernel booting. Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
67 lines
1.3 KiB
Plaintext
67 lines
1.3 KiB
Plaintext
/*
|
|
* Device Tree Source for the Blanche board
|
|
*
|
|
* Copyright (C) 2014 Renesas Electronics Corporation
|
|
* Copyright (C) 2016 Cogent Embedded, Inc.
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
* kind, whether express or implied.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "r8a7792.dtsi"
|
|
|
|
/ {
|
|
model = "Blanche";
|
|
compatible = "renesas,blanche", "renesas,r8a7792";
|
|
|
|
aliases {
|
|
serial0 = &scif0;
|
|
serial1 = &scif3;
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "ignore_loglevel rw root=/dev/nfs ip=dhcp";
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
memory@40000000 {
|
|
device_type = "memory";
|
|
reg = <0 0x40000000 0 0x40000000>;
|
|
};
|
|
|
|
d3_3v: regulator-3v3 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "D3.3V";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ethernet@18000000 {
|
|
compatible = "smsc,lan89218", "smsc,lan9115";
|
|
reg = <0 0x18000000 0 0x100>;
|
|
phy-mode = "mii";
|
|
interrupt-parent = <&irqc>;
|
|
interrupts = <0 IRQ_TYPE_EDGE_FALLING>;
|
|
smsc,irq-push-pull;
|
|
reg-io-width = <4>;
|
|
vddvario-supply = <&d3_3v>;
|
|
vdd33a-supply = <&d3_3v>;
|
|
};
|
|
};
|
|
|
|
&extal_clk {
|
|
clock-frequency = <20000000>;
|
|
};
|
|
|
|
&scif0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&scif3 {
|
|
status = "okay";
|
|
};
|