mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-30 07:26:46 +07:00
1da177e4c3
Initial git repository build. I'm not bothering with the full history, even though we have it. We can create a separate "historical" git archive of that later if we want to, and in the meantime it's about 3.2GB when imported into git - space that would just make the early git days unnecessarily complicated, when we don't have a lot of good infrastructure for it. Let it rip!
69 lines
2.9 KiB
C
69 lines
2.9 KiB
C
#ifndef _ASM_M32R_CACHEFLUSH_H
|
|
#define _ASM_M32R_CACHEFLUSH_H
|
|
|
|
#include <linux/config.h>
|
|
#include <linux/mm.h>
|
|
|
|
extern void _flush_cache_all(void);
|
|
extern void _flush_cache_copyback_all(void);
|
|
|
|
#if defined(CONFIG_CHIP_M32700) || defined(CONFIG_CHIP_OPSP)
|
|
#define flush_cache_all() do { } while (0)
|
|
#define flush_cache_mm(mm) do { } while (0)
|
|
#define flush_cache_range(vma, start, end) do { } while (0)
|
|
#define flush_cache_page(vma, vmaddr, pfn) do { } while (0)
|
|
#define flush_dcache_page(page) do { } while (0)
|
|
#define flush_dcache_mmap_lock(mapping) do { } while (0)
|
|
#define flush_dcache_mmap_unlock(mapping) do { } while (0)
|
|
#ifndef CONFIG_SMP
|
|
#define flush_icache_range(start, end) _flush_cache_copyback_all()
|
|
#define flush_icache_page(vma,pg) _flush_cache_copyback_all()
|
|
#define flush_icache_user_range(vma,pg,adr,len) _flush_cache_copyback_all()
|
|
#define flush_cache_sigtramp(addr) _flush_cache_copyback_all()
|
|
#else /* CONFIG_SMP */
|
|
extern void smp_flush_cache_all(void);
|
|
#define flush_icache_range(start, end) smp_flush_cache_all()
|
|
#define flush_icache_page(vma,pg) smp_flush_cache_all()
|
|
#define flush_icache_user_range(vma,pg,adr,len) smp_flush_cache_all()
|
|
#define flush_cache_sigtramp(addr) _flush_cache_copyback_all()
|
|
#endif /* CONFIG_SMP */
|
|
#elif defined(CONFIG_CHIP_M32102)
|
|
#define flush_cache_all() do { } while (0)
|
|
#define flush_cache_mm(mm) do { } while (0)
|
|
#define flush_cache_range(vma, start, end) do { } while (0)
|
|
#define flush_cache_page(vma, vmaddr, pfn) do { } while (0)
|
|
#define flush_dcache_page(page) do { } while (0)
|
|
#define flush_dcache_mmap_lock(mapping) do { } while (0)
|
|
#define flush_dcache_mmap_unlock(mapping) do { } while (0)
|
|
#define flush_icache_range(start, end) _flush_cache_all()
|
|
#define flush_icache_page(vma,pg) _flush_cache_all()
|
|
#define flush_icache_user_range(vma,pg,adr,len) _flush_cache_all()
|
|
#define flush_cache_sigtramp(addr) _flush_cache_all()
|
|
#else
|
|
#define flush_cache_all() do { } while (0)
|
|
#define flush_cache_mm(mm) do { } while (0)
|
|
#define flush_cache_range(vma, start, end) do { } while (0)
|
|
#define flush_cache_page(vma, vmaddr, pfn) do { } while (0)
|
|
#define flush_dcache_page(page) do { } while (0)
|
|
#define flush_dcache_mmap_lock(mapping) do { } while (0)
|
|
#define flush_dcache_mmap_unlock(mapping) do { } while (0)
|
|
#define flush_icache_range(start, end) do { } while (0)
|
|
#define flush_icache_page(vma,pg) do { } while (0)
|
|
#define flush_icache_user_range(vma,pg,adr,len) do { } while (0)
|
|
#define flush_cache_sigtramp(addr) do { } while (0)
|
|
#endif /* CONFIG_CHIP_* */
|
|
|
|
#define flush_cache_vmap(start, end) do { } while (0)
|
|
#define flush_cache_vunmap(start, end) do { } while (0)
|
|
|
|
#define copy_to_user_page(vma, page, vaddr, dst, src, len) \
|
|
do { \
|
|
memcpy(dst, src, len); \
|
|
flush_icache_user_range(vma, page, vaddr, len); \
|
|
} while (0)
|
|
#define copy_from_user_page(vma, page, vaddr, dst, src, len) \
|
|
memcpy(dst, src, len)
|
|
|
|
#endif /* _ASM_M32R_CACHEFLUSH_H */
|
|
|