mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-16 12:16:43 +07:00
7a1894a955
It is known that some ESMT SLC NANDs have been shipped with the factory bad block markers in the first or last page of the block, instead of the first or second page. To be on the safe side, let's check all three locations. Signed-off-by: Frieder Schrempf <frieder.schrempf@kontron.de> Reviewed-by: Boris Brezillon <bbrezillon@kernel.org> Reviewed-by: Miquel Raynal <miquel.raynal@bootlin.com> Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com>
55 lines
1.2 KiB
C
55 lines
1.2 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2018 Toradex AG
|
|
*
|
|
* Author: Marcel Ziswiler <marcel.ziswiler@toradex.com>
|
|
*/
|
|
|
|
#include <linux/mtd/rawnand.h>
|
|
#include "internals.h"
|
|
|
|
static void esmt_nand_decode_id(struct nand_chip *chip)
|
|
{
|
|
nand_decode_ext_id(chip);
|
|
|
|
/* Extract ECC requirements from 5th id byte. */
|
|
if (chip->id.len >= 5 && nand_is_slc(chip)) {
|
|
chip->base.eccreq.step_size = 512;
|
|
switch (chip->id.data[4] & 0x3) {
|
|
case 0x0:
|
|
chip->base.eccreq.strength = 4;
|
|
break;
|
|
case 0x1:
|
|
chip->base.eccreq.strength = 2;
|
|
break;
|
|
case 0x2:
|
|
chip->base.eccreq.strength = 1;
|
|
break;
|
|
default:
|
|
WARN(1, "Could not get ECC info");
|
|
chip->base.eccreq.step_size = 0;
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
|
|
static int esmt_nand_init(struct nand_chip *chip)
|
|
{
|
|
if (nand_is_slc(chip))
|
|
/*
|
|
* It is known that some ESMT SLC NANDs have been shipped
|
|
* with the factory bad block markers in the first or last page
|
|
* of the block, instead of the first or second page. To be on
|
|
* the safe side, let's check all three locations.
|
|
*/
|
|
chip->options |= NAND_BBM_FIRSTPAGE | NAND_BBM_SECONDPAGE |
|
|
NAND_BBM_LASTPAGE;
|
|
|
|
return 0;
|
|
}
|
|
|
|
const struct nand_manufacturer_ops esmt_nand_manuf_ops = {
|
|
.detect = esmt_nand_decode_id,
|
|
.init = esmt_nand_init,
|
|
};
|