mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-26 15:50:57 +07:00
07871c195a
Configure both ssp and wm8753 in aspenite. Signed-off-by: Haojian Zhuang <haojian.zhuang@marvell.com> Signed-off-by: Eric Miao <eric.y.miao@gmail.com>
170 lines
3.8 KiB
C
170 lines
3.8 KiB
C
/*
|
|
* linux/arch/arm/mach-mmp/aspenite.c
|
|
*
|
|
* Support for the Marvell PXA168-based Aspenite and Zylonite2
|
|
* Development Platform.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* publishhed by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/smc91x.h>
|
|
#include <linux/mtd/mtd.h>
|
|
#include <linux/mtd/partitions.h>
|
|
#include <linux/mtd/nand.h>
|
|
|
|
#include <asm/mach-types.h>
|
|
#include <asm/mach/arch.h>
|
|
#include <mach/addr-map.h>
|
|
#include <mach/mfp-pxa168.h>
|
|
#include <mach/pxa168.h>
|
|
#include <mach/gpio.h>
|
|
|
|
#include "common.h"
|
|
|
|
static unsigned long common_pin_config[] __initdata = {
|
|
/* Data Flash Interface */
|
|
GPIO0_DFI_D15,
|
|
GPIO1_DFI_D14,
|
|
GPIO2_DFI_D13,
|
|
GPIO3_DFI_D12,
|
|
GPIO4_DFI_D11,
|
|
GPIO5_DFI_D10,
|
|
GPIO6_DFI_D9,
|
|
GPIO7_DFI_D8,
|
|
GPIO8_DFI_D7,
|
|
GPIO9_DFI_D6,
|
|
GPIO10_DFI_D5,
|
|
GPIO11_DFI_D4,
|
|
GPIO12_DFI_D3,
|
|
GPIO13_DFI_D2,
|
|
GPIO14_DFI_D1,
|
|
GPIO15_DFI_D0,
|
|
|
|
/* Static Memory Controller */
|
|
GPIO18_SMC_nCS0,
|
|
GPIO34_SMC_nCS1,
|
|
GPIO23_SMC_nLUA,
|
|
GPIO25_SMC_nLLA,
|
|
GPIO28_SMC_RDY,
|
|
GPIO29_SMC_SCLK,
|
|
GPIO35_SMC_BE1,
|
|
GPIO36_SMC_BE2,
|
|
GPIO27_GPIO, /* Ethernet IRQ */
|
|
|
|
/* UART1 */
|
|
GPIO107_UART1_RXD,
|
|
GPIO108_UART1_TXD,
|
|
|
|
/* SSP1 */
|
|
GPIO113_I2S_MCLK,
|
|
GPIO114_I2S_FRM,
|
|
GPIO115_I2S_BCLK,
|
|
GPIO116_I2S_RXD,
|
|
GPIO117_I2S_TXD,
|
|
};
|
|
|
|
static struct smc91x_platdata smc91x_info = {
|
|
.flags = SMC91X_USE_16BIT | SMC91X_NOWAIT,
|
|
};
|
|
|
|
static struct resource smc91x_resources[] = {
|
|
[0] = {
|
|
.start = SMC_CS1_PHYS_BASE + 0x300,
|
|
.end = SMC_CS1_PHYS_BASE + 0xfffff,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = gpio_to_irq(27),
|
|
.end = gpio_to_irq(27),
|
|
.flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHEDGE,
|
|
}
|
|
};
|
|
|
|
static struct platform_device smc91x_device = {
|
|
.name = "smc91x",
|
|
.id = 0,
|
|
.dev = {
|
|
.platform_data = &smc91x_info,
|
|
},
|
|
.num_resources = ARRAY_SIZE(smc91x_resources),
|
|
.resource = smc91x_resources,
|
|
};
|
|
|
|
static struct mtd_partition aspenite_nand_partitions[] = {
|
|
{
|
|
.name = "bootloader",
|
|
.offset = 0,
|
|
.size = SZ_1M,
|
|
.mask_flags = MTD_WRITEABLE,
|
|
}, {
|
|
.name = "reserved",
|
|
.offset = MTDPART_OFS_APPEND,
|
|
.size = SZ_128K,
|
|
.mask_flags = MTD_WRITEABLE,
|
|
}, {
|
|
.name = "reserved",
|
|
.offset = MTDPART_OFS_APPEND,
|
|
.size = SZ_8M,
|
|
.mask_flags = MTD_WRITEABLE,
|
|
}, {
|
|
.name = "kernel",
|
|
.offset = MTDPART_OFS_APPEND,
|
|
.size = (SZ_2M + SZ_1M),
|
|
.mask_flags = 0,
|
|
}, {
|
|
.name = "filesystem",
|
|
.offset = MTDPART_OFS_APPEND,
|
|
.size = SZ_48M,
|
|
.mask_flags = 0,
|
|
}
|
|
};
|
|
|
|
static struct pxa3xx_nand_platform_data aspenite_nand_info = {
|
|
.enable_arbiter = 1,
|
|
.parts = aspenite_nand_partitions,
|
|
.nr_parts = ARRAY_SIZE(aspenite_nand_partitions),
|
|
};
|
|
|
|
static struct i2c_board_info aspenite_i2c_info[] __initdata = {
|
|
{ I2C_BOARD_INFO("wm8753", 0x1b), },
|
|
};
|
|
|
|
static void __init common_init(void)
|
|
{
|
|
mfp_config(ARRAY_AND_SIZE(common_pin_config));
|
|
|
|
/* on-chip devices */
|
|
pxa168_add_uart(1);
|
|
pxa168_add_twsi(1, NULL, ARRAY_AND_SIZE(aspenite_i2c_info));
|
|
pxa168_add_ssp(1);
|
|
pxa168_add_nand(&aspenite_nand_info);
|
|
|
|
/* off-chip devices */
|
|
platform_device_register(&smc91x_device);
|
|
}
|
|
|
|
MACHINE_START(ASPENITE, "PXA168-based Aspenite Development Platform")
|
|
.phys_io = APB_PHYS_BASE,
|
|
.boot_params = 0x00000100,
|
|
.io_pg_offst = (APB_VIRT_BASE >> 18) & 0xfffc,
|
|
.map_io = pxa_map_io,
|
|
.init_irq = pxa168_init_irq,
|
|
.timer = &pxa168_timer,
|
|
.init_machine = common_init,
|
|
MACHINE_END
|
|
|
|
MACHINE_START(ZYLONITE2, "PXA168-based Zylonite2 Development Platform")
|
|
.phys_io = APB_PHYS_BASE,
|
|
.boot_params = 0x00000100,
|
|
.io_pg_offst = (APB_VIRT_BASE >> 18) & 0xfffc,
|
|
.map_io = pxa_map_io,
|
|
.init_irq = pxa168_init_irq,
|
|
.timer = &pxa168_timer,
|
|
.init_machine = common_init,
|
|
MACHINE_END
|