mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
8446923ae4
As per the new SBI specification, current SBI implementation version is defined as 0.1 and will be removed/replaced in future. Each of the function call in 0.1 is defined as a separate extension which makes easier to replace them one at a time. Rename existing implementation to reflect that. This patch is just a preparatory patch for SBI v0.2 and doesn't introduce any functional changes. Signed-off-by: Atish Patra <atish.patra@wdc.com> Reviewed-by: Anup Patel <anup@brainfault.org> Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com> Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>
108 lines
3.1 KiB
C
108 lines
3.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (C) 2015 Regents of the University of California
|
|
* Copyright (c) 2020 Western Digital Corporation or its affiliates.
|
|
*/
|
|
|
|
#ifndef _ASM_RISCV_SBI_H
|
|
#define _ASM_RISCV_SBI_H
|
|
|
|
#include <linux/types.h>
|
|
|
|
#ifdef CONFIG_RISCV_SBI
|
|
#define SBI_EXT_0_1_SET_TIMER 0x0
|
|
#define SBI_EXT_0_1_CONSOLE_PUTCHAR 0x1
|
|
#define SBI_EXT_0_1_CONSOLE_GETCHAR 0x2
|
|
#define SBI_EXT_0_1_CLEAR_IPI 0x3
|
|
#define SBI_EXT_0_1_SEND_IPI 0x4
|
|
#define SBI_EXT_0_1_REMOTE_FENCE_I 0x5
|
|
#define SBI_EXT_0_1_REMOTE_SFENCE_VMA 0x6
|
|
#define SBI_EXT_0_1_REMOTE_SFENCE_VMA_ASID 0x7
|
|
#define SBI_EXT_0_1_SHUTDOWN 0x8
|
|
|
|
#define SBI_CALL(which, arg0, arg1, arg2, arg3) ({ \
|
|
register uintptr_t a0 asm ("a0") = (uintptr_t)(arg0); \
|
|
register uintptr_t a1 asm ("a1") = (uintptr_t)(arg1); \
|
|
register uintptr_t a2 asm ("a2") = (uintptr_t)(arg2); \
|
|
register uintptr_t a3 asm ("a3") = (uintptr_t)(arg3); \
|
|
register uintptr_t a7 asm ("a7") = (uintptr_t)(which); \
|
|
asm volatile ("ecall" \
|
|
: "+r" (a0) \
|
|
: "r" (a1), "r" (a2), "r" (a3), "r" (a7) \
|
|
: "memory"); \
|
|
a0; \
|
|
})
|
|
|
|
/* Lazy implementations until SBI is finalized */
|
|
#define SBI_CALL_0(which) SBI_CALL(which, 0, 0, 0, 0)
|
|
#define SBI_CALL_1(which, arg0) SBI_CALL(which, arg0, 0, 0, 0)
|
|
#define SBI_CALL_2(which, arg0, arg1) SBI_CALL(which, arg0, arg1, 0, 0)
|
|
#define SBI_CALL_3(which, arg0, arg1, arg2) \
|
|
SBI_CALL(which, arg0, arg1, arg2, 0)
|
|
#define SBI_CALL_4(which, arg0, arg1, arg2, arg3) \
|
|
SBI_CALL(which, arg0, arg1, arg2, arg3)
|
|
|
|
static inline void sbi_console_putchar(int ch)
|
|
{
|
|
SBI_CALL_1(SBI_EXT_0_1_CONSOLE_PUTCHAR, ch);
|
|
}
|
|
|
|
static inline int sbi_console_getchar(void)
|
|
{
|
|
return SBI_CALL_0(SBI_EXT_0_1_CONSOLE_GETCHAR);
|
|
}
|
|
|
|
static inline void sbi_set_timer(uint64_t stime_value)
|
|
{
|
|
#if __riscv_xlen == 32
|
|
SBI_CALL_2(SBI_EXT_0_1_SET_TIMER, stime_value,
|
|
stime_value >> 32);
|
|
#else
|
|
SBI_CALL_1(SBI_EXT_0_1_SET_TIMER, stime_value);
|
|
#endif
|
|
}
|
|
|
|
static inline void sbi_shutdown(void)
|
|
{
|
|
SBI_CALL_0(SBI_EXT_0_1_SHUTDOWN);
|
|
}
|
|
|
|
static inline void sbi_clear_ipi(void)
|
|
{
|
|
SBI_CALL_0(SBI_EXT_0_1_CLEAR_IPI);
|
|
}
|
|
|
|
static inline void sbi_send_ipi(const unsigned long *hart_mask)
|
|
{
|
|
SBI_CALL_1(SBI_EXT_0_1_SEND_IPI, hart_mask);
|
|
}
|
|
|
|
static inline void sbi_remote_fence_i(const unsigned long *hart_mask)
|
|
{
|
|
SBI_CALL_1(SBI_EXT_0_1_REMOTE_FENCE_I, hart_mask);
|
|
}
|
|
|
|
static inline void sbi_remote_sfence_vma(const unsigned long *hart_mask,
|
|
unsigned long start,
|
|
unsigned long size)
|
|
{
|
|
SBI_CALL_3(SBI_EXT_0_1_REMOTE_SFENCE_VMA, hart_mask, start, size);
|
|
}
|
|
|
|
static inline void sbi_remote_sfence_vma_asid(const unsigned long *hart_mask,
|
|
unsigned long start,
|
|
unsigned long size,
|
|
unsigned long asid)
|
|
{
|
|
SBI_CALL_4(SBI_EXT_0_1_REMOTE_SFENCE_VMA_ASID, hart_mask,
|
|
start, size, asid);
|
|
}
|
|
#else /* CONFIG_RISCV_SBI */
|
|
/* stubs for code that is only reachable under IS_ENABLED(CONFIG_RISCV_SBI): */
|
|
void sbi_set_timer(uint64_t stime_value);
|
|
void sbi_clear_ipi(void);
|
|
void sbi_send_ipi(const unsigned long *hart_mask);
|
|
void sbi_remote_fence_i(const unsigned long *hart_mask);
|
|
#endif /* CONFIG_RISCV_SBI */
|
|
#endif /* _ASM_RISCV_SBI_H */
|