mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-05 22:56:39 +07:00
1b0ccb8a4e
The primary interrupt handler arch_do_IRQ() was passing hwirq as linux virq to core code. This was fragile and worked so far as we only had legacy/linear domains. This came out of a rant by Marc Zyngier. http://lists.infradead.org/pipermail/linux-snps-arc/2015-December/000298.html Cc: Marc Zyngier <marc.zyngier@arm.com> Cc: Thomas Gleixner <tglx@linutronix.de> Cc: Noam Camus <noamc@ezchip.com> Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
48 lines
1.2 KiB
C
48 lines
1.2 KiB
C
/*
|
|
* Copyright (C) 2011-12 Synopsys, Inc. (www.synopsys.com)
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
*/
|
|
|
|
#include <linux/interrupt.h>
|
|
#include <linux/irqchip.h>
|
|
#include <asm/mach_desc.h>
|
|
#include <asm/smp.h>
|
|
|
|
/*
|
|
* Late Interrupt system init called from start_kernel for Boot CPU only
|
|
*
|
|
* Since slab must already be initialized, platforms can start doing any
|
|
* needed request_irq( )s
|
|
*/
|
|
void __init init_IRQ(void)
|
|
{
|
|
/*
|
|
* process the entire interrupt tree in one go
|
|
* Any external intc will be setup provided DT chains them
|
|
* properly
|
|
*/
|
|
irqchip_init();
|
|
|
|
#ifdef CONFIG_SMP
|
|
/* a SMP H/w block could do IPI IRQ request here */
|
|
if (plat_smp_ops.init_per_cpu)
|
|
plat_smp_ops.init_per_cpu(smp_processor_id());
|
|
|
|
if (machine_desc->init_per_cpu)
|
|
machine_desc->init_per_cpu(smp_processor_id());
|
|
#endif
|
|
}
|
|
|
|
/*
|
|
* "C" Entry point for any ARC ISR, called from low level vector handler
|
|
* @irq is the vector number read from ICAUSE reg of on-chip intc
|
|
*/
|
|
void arch_do_IRQ(unsigned int hwirq, struct pt_regs *regs)
|
|
{
|
|
handle_domain_irq(NULL, hwirq, regs);
|
|
}
|