mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 05:17:11 +07:00
ed520c90b3
Update all the Tegra DT bindings to require the standard dmas/dma-names properties rather than non-standard nvidia,dma-request-selector property. This is a DT-ABI-incompatible change. It is the second of two changes required for me to consider the Tegra DT bindings as stable, the other being the previous conversion to the common reset bindings. Signed-off-by: Stephen Warren <swarren@nvidia.com>
45 lines
1.3 KiB
Plaintext
45 lines
1.3 KiB
Plaintext
* NVIDIA Tegra APB DMA controller
|
|
|
|
Required properties:
|
|
- compatible: Should be "nvidia,<chip>-apbdma"
|
|
- reg: Should contain DMA registers location and length. This shuld include
|
|
all of the per-channel registers.
|
|
- interrupts: Should contain all of the per-channel DMA interrupts.
|
|
- clocks: Must contain one entry, for the module clock.
|
|
See ../clocks/clock-bindings.txt for details.
|
|
- resets : Must contain an entry for each entry in reset-names.
|
|
See ../reset/reset.txt for details.
|
|
- reset-names : Must include the following entries:
|
|
- dma
|
|
- #dma-cells : Must be <1>. This dictates the length of DMA specifiers in
|
|
client nodes' dmas properties. The specifier represents the DMA request
|
|
select value for the peripheral. For more details, consult the Tegra TRM's
|
|
documentation of the APB DMA channel control register REQ_SEL field.
|
|
|
|
Examples:
|
|
|
|
apbdma: dma@6000a000 {
|
|
compatible = "nvidia,tegra20-apbdma";
|
|
reg = <0x6000a000 0x1200>;
|
|
interrupts = < 0 136 0x04
|
|
0 137 0x04
|
|
0 138 0x04
|
|
0 139 0x04
|
|
0 140 0x04
|
|
0 141 0x04
|
|
0 142 0x04
|
|
0 143 0x04
|
|
0 144 0x04
|
|
0 145 0x04
|
|
0 146 0x04
|
|
0 147 0x04
|
|
0 148 0x04
|
|
0 149 0x04
|
|
0 150 0x04
|
|
0 151 0x04 >;
|
|
clocks = <&tegra_car 34>;
|
|
resets = <&tegra_car 34>;
|
|
reset-names = "dma";
|
|
#dma-cells = <1>;
|
|
};
|